

High-Speed Mixed-Signal ISP FLASH MCU

ANALOG PERIPHERALS

- SAR ADC

- 12-Bit (C8051F120/1/4/5)
- 10-Bit (C8051F122/3/6/7)
- ± 1 LSB INL
- Programmable Throughput up to 100 ksps
- Up to 8 External Inputs; Programmable as Single-Ended or Differential
- Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5
- Data-Dependent Windowed Interrupt Generator
- Built-in Temperature Sensor
- 8-bit ADC
 - Programmable Throughput up to 500 ksps
 - 8 External Inputs (Single-Ended or Differential)
 - Programmable Amplifier Gain: 4, 2, 1, 0.5
- Two 12-bit DACs
 - Can Synchronize Outputs to Timers for Jitter-Free Waveform Generation
- Two Analog Comparators
- Voltage Reference
- VDD Monitor/Brown-Out Detector

ON-CHIP JTAG DEBUG & BOUNDARY SCAN

- On-Chip Debug Circuitry Facilitates Full- Speed, Non-Intrusive In-Circuit/In-System Debugging
- Provides Breakpoints, Single-Stepping, Watchpoints, Stack Monitor; Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets
- IEEE1149.1 Compliant Boundary Scan
- Complete Development Kit

HIGH SPEED 8051 µC CORE

- Pipelined Instruction Architecture; Executes 70% of Instruction Set in 1 or 2 System Clocks
- Up to 100 MIPS (C8051F120/1/2/3) or 50 MIPS
- (C8051F124/5/6/7) Throughput using Integrated PLL
- 2-cycle 16 x 16 MAC Engine (C8051F120/1/2/3)
 Flexible Interrupt Sources

- Flexible

- 8448 Bytes Internal Data RAM (8k + 256)
- 128k Bytes Banked FLASH; In-System programmable in 1024-byte Sectors
- External 64k Byte Data Memory Interface (programmable multiplexed or non-multiplexed modes)

DIGITAL PERIPHERALS


- 8 Byte-Wide Port I/O (C8051F120/2/4/6); 5V tolerant
- 4 Byte-Wide Port I/O (C8051F121/3/5/7); 5V tolerant
- Hardware SMBus[™] (I²C[™] Compatible), SPI[™], and Two UART Serial Ports Available Concurrently
- Programmable 16-bit Counter/Timer Array with 6 Capture/Compare Modules
- 5 General Purpose 16-bit Counter/Timers
- Dedicated Watch-Dog Timer; Bi-directional Reset Pin


CLOCK SOURCES

- Internal Precision Oscillator: 24.5 MHz
- Flexible PLL technology
- External Oscillator: Crystal, RC, C, or Clock

POWER SUPPLIES

- Supply Range: 2.7-3.6V (50 MIPS) 3.0-3.6V (100 MIPS)
- Power Saving Sleep and Shutdown Modes
- 100-PIN TQFP OR 64-PIN TQFP PACKAGING
- Temperature Range: -40°C to +85°C







Notes



C8051F120/1/2/3 C8051F124/5/6/7

TABLE OF CONTENTS

1.	SYSTEM OVERVIEW	.19
	1.1. CIP-51 [™] Microcontroller Core	.25
	1.1.1. Fully 8051 Compatible	.25
	1.1.2. Improved Throughput	.25
	1.1.3. Additional Features	.26
	1.2. On-Chip Memory	
	1.3. JTAG Debug and Boundary Scan	
	1.4. 16 x 16 MAC (Multiply and Accumulate) Engine	
	1.5. Programmable Digital I/O and Crossbar	
	1.6. Programmable Counter Array	
	1.7. Serial Ports	
	1.8. 12-Bit Analog to Digital Converter	
	1.9. 8-Bit Analog to Digital Converter	
	1.10. Comparators and DACs	.35
2.	ABSOLUTE MAXIMUM RATINGS	
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	
4 .	PINOUT AND PACKAGE DEFINITIONS	
5.	ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY)	
	5.1. Analog Multiplexer and PGA	
	5.2. ADC Modes of Operation	
	5.2.1. Starting a Conversion	
	5.2.2. Tracking Modes	
	5.2.3. Settling Time Requirements5.3. ADC0 Programmable Window Detector	
6	ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY)	
υ.	6.1. Analog Multiplexer and PGA	
	6.2. ADC Modes of Operation	
	6.2.1. Starting a Conversion	
	6.2.2. Tracking Modes	
	6.2.3. Settling Time Requirements	
	6.3. ADC0 Programmable Window Detector	
7.	ADC2 (8-BIT ADC)	
	7.1. Analog Multiplexer and PGA	
	7.2. ADC2 Modes of Operation	
	7.2.1. Starting a Conversion	
	7.2.2. Tracking Modes	
	7.2.3. Settling Time Requirements	
	7.3. ADC2 Programmable Window Detector	
	7.3.1. Window Detector In Single-Ended Mode	
	7.3.2. Window Detector In Differential Mode	
8.	DACS, 12-BIT VOLTAGE MODE	.99
	8.1. DAC Output Scheduling	.99



8.1.1. Update Output On-Demand	99
8.1.2. Update Output Based on Timer Overflow	
8.2. DAC Output Scaling/Justification	
9. VOLTAGE REFERENCE (C8051F120/2/4/6)	
10. VOLTAGE REFERENCE (C8051F121/3/5/7)	
11. COMPARATORS	
12. CIP-51 MICROCONTROLLER	
12.1. Instruction Set	
12.1.1. Instruction and CPU Timing	
12.1.2. MOVX Instruction and Program Memory	
12.2. Memory Organization	
12.2.1. Program Memory	
12.2.2. Data Memory	
12.2.3. General Purpose Registers	
12.2.4. Bit Addressable Locations	
12.2.5. Stack	
12.2.6. Special Function Registers	
12.2.6.1. SFR Paging	
12.2.6.2. Interrupts and SFR Paging	
12.2.6.3. SFR Page Stack Example	
12.2.7. Register Descriptions	143
12.3. Interrupt Handler	146
12.3.1. MCU Interrupt Sources and Vectors	
12.3.2. External Interrupts	146
12.3.3. Interrupt Priorities	
12.3.4. Interrupt Latency	
12.3.5. Interrupt Register Descriptions	149
12.4. Power Management Modes	
12.4.1. Idle Mode	
12.4.2. Stop Mode	
13. MULTIPLY AND ACCUMULATE (MAC0)	
13.1. Special Function Registers	157
13.2. Integer and Fractional Math	
13.3. Operating in Multiply and Accumulate Mode	159
13.4. Operating in Multiply Only Mode	
13.5. Accumulator Shift Operations	
13.6. Rounding and Saturation	
13.7. Usage Examples	
14. RESET SOURCES	
14.1. Power-on Reset	
14.2. Power-fail Reset	
14.3. External Reset.	
14.4. Missing Clock Detector Reset	
14.5. Comparator0 Reset	
14.6. External CNVSTR0 Pin Reset	169



C8051F120/1/2/3 C8051F124/5/6/7

14.7. Watchdog Timer Reset	.169
14.7.1. Enable/Reset WDT	
14.7.2. Disable WDT	
14.7.3. Disable WDT Lockout	
14.7.4. Setting WDT Interval	
15. OSCILLATORS	
15.1. Programmable Internal Oscillator	
15.2. External Oscillator Drive Circuit	.175
15.3. System Clock Selection	
15.4. External Crystal Example	
15.5. External RC Example	
15.6. External Capacitor Example	
15.7. Phase-Locked Loop (PLL)	
15.7.1. PLL Input Clock and Pre-divider	
15.7.2. PLL Multiplication and Output Clock	
15.7.3. Powering on and Initializing the PLL	
16. FLASH MEMORY	
16.1. Programming The Flash Memory	
16.1.1. Non-volatile Data Storage	
16.1.2. Erasing FLASH Pages From Software	
16.1.3. Writing FLASH Memory From Software	
16.2. Security Options	
17. BRANCH TARGET CACHE	
17.1. Cache and Prefetch Operation	.193
17.2. Cache and Prefetch Optimization	
18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	.199
18.1. Accessing XRAM	.199
18.1.1. 16-Bit MOVX Example	.199
18.1.2. 8-Bit MOVX Example	
18.2. Configuring the External Memory Interface	.199
18.3. Port Selection and Configuration	
18.4. Multiplexed and Non-multiplexed Selection	.202
18.4.1. Multiplexed Configuration	.202
18.4.2. Non-multiplexed Configuration	.203
18.5. Memory Mode Selection	
18.5.1. Internal XRAM Only	.204
18.5.2. Split Mode without Bank Select	
18.5.3. Split Mode with Bank Select	.205
18.5.4. External Only	
18.6. Timing	
18.6.1. Non-multiplexed Mode	
18.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'	
18.6.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'	
18.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'	
18.6.2. Multiplexed Mode	.210



18.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'	210
18.6.2.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.	
18.6.2.3.8-bit MOVX with Bank Select: EMIOCF[4:2] = '010'	
19. PORT INPUT/OUTPUT	
19.1. Ports 0 through 3 and the Priority Crossbar Decoder	
19.1.1. Crossbar Pin Assignment and Allocation	
19.1.2. Configuring the Output Modes of the Port Pins	
19.1.2. Configuring fort Pins as Digital Inputs	
19.1.4. Weak Pull-ups	
19.1.4. Weak Full-ups	
19.1.6. External Memory Interface Pin Assignments	
19.1.7. Crossbar Pin Assignment Example	
19.2. Ports 4 through 7 (C8051F120/2/4/6 only)	
19.2.1. Configuring Ports which are not Pinned Out	
19.2.2. Configuring the Output Modes of the Port Pins	
19.2.3. Configuring Port Pins as Digital Inputs 19.2.4. Weak Pull-ups	
1	
19.2.5. External Memory Interface	
20. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	
20.1. Supporting Documents	
20.2.1. Arbitration 20.2.2. Clock Low Extension	
20.2.3. SCL Low Timeout	
20.2.4. SCL High (SMBus Free) Timeout	
20.3. SMBus Transfer Modes	
20.3.1. Master Transmitter Mode	
20.3.2. Master Receiver Mode	
20.3.3. Slave Transmitter Mode	
20.3.4. Slave Receiver Mode	
20.4. SMBus Special Function Registers	
20.4.1. Control Register	
20.4.2. Clock Rate Register	
20.4.3. Data Register	
20.4.4. Address Register	
20.4.5. Status Register	
21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	
21.1. Signal Descriptions	
21.1.1. Master Out, Slave In (MOSI)	
21.1.2. Master In, Slave Out (MISO)	
21.1.3. Serial Clock (SCK)	
21.1.4. Slave Select (NSS)	
21.2. SPI0 Master Mode Operation	
21.3. SPI0 Slave Mode Operation	
21.4. SPI0 Interrupt Sources	253



C8051F120/1/2/3 C8051F124/5/6/7

	21.5. Sorial Clock Timing	254
	21.5. Serial Clock Timing	
	21.6. SPI Special Function Registers	
<i>LL</i> .	UARTO	
	22.1. UARTO Operational Modes	
	22.1.1. Mode 0: Synchronous Mode	
	22.1.2. Mode 1: 8-Bit UART, Variable Baud Rate	
	22.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate	
	22.1.4. Mode 3: 9-Bit UART, Variable Baud Rate	
	22.2. Multiprocessor Communications.	
	22.2.1. Configuration of a Masked Address	
	22.2.2. Broadcast Addressing	
~~	22.3. Frame and Transmission Error Detection	
23.		
	23.1. Enhanced Baud Rate Generation	
	23.2. Operational Modes	
	23.2.1. 8-Bit UART	
	23.2.2. 9-Bit UART	
•	23.3. Multiprocessor Communications.	
24.	TIMERS	
	24.1. Timer 0 and Timer 1	
	24.1.1. Mode 0: 13-bit Counter/Timer	
	24.1.2. Mode 1: 16-bit Counter/Timer	
	24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	
	24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	
	24.2. Timer 2, Timer 3, and Timer 4	
	24.2.1. Configuring Timer 2, 3, and 4 to Count Down	
	24.2.2. Capture Mode	
	24.2.3. Auto-Reload Mode	
	24.2.4. Toggle Output Mode (Timer 2 and Timer 4 Only)	
25.	PROGRAMMABLE COUNTER ARRAY	
	25.1.PCA Counter/Timer	
	25.2. Capture/Compare Modules	
	25.2.1. Edge-triggered Capture Mode	
	25.2.2. Software Timer (Compare) Mode	
	25.2.3. High Speed Output Mode	
	25.2.4. Frequency Output Mode	
	25.2.5. 8-Bit Pulse Width Modulator Mode	
	25.2.6. 16-Bit Pulse Width Modulator Mode	
	25.3. Register Descriptions for PCA0	
26.	JTAG (IEEE 1149.1)	
	26.1.Boundary Scan	
	26.1.1. EXTEST Instruction	
	26.1.2. SAMPLE Instruction	
	26.1.3. BYPASS Instruction	
	26.1.4. IDCODE Instruction	317



26.2. Flash Programming Commands	
26.3. Debug Support	



C8051F120/1/2/3 C8051F124/5/6/7

LIST OF FIGURES

1.	SYSTEM C	OVERVIEW	.19
	Figure 1.1.	C8051F120/124 Block Diagram	.21
		C8051F121/125 Block Diagram	
	Figure 1.3.	C8051F122/126 Block Diagram	.23
	Figure 1.4.	C8051F123/127 Block Diagram	.24
	Figure 1.5.	On-Board Clock and Reset	.26
	Figure 1.6.	On-Chip Memory Map	.27
	Figure 1.7.	Development/In-System Debug Diagram	.28
	•	MAC0 Block Diagram	
	Figure 1.9.	Digital Crossbar Diagram	.30
	Figure 1.10.	PCA Block Diagram	.31
	Figure 1.11.	12-Bit ADC Block Diagram	.33
		8-Bit ADC Diagram	
		Comparator and DAC Diagram	
2.		E MAXIMUM RATINGS	
3.		OC ELECTRICAL CHARACTERISTICS	
4.		ND PACKAGE DEFINITIONS	
	U	TQFP-100 Pinout Diagram	
	0	TQFP-100 Package Drawing	
		TQFP-64 Pinout Diagram	
_		TQFP-64 Package Drawing	
5.		BIT ADC, C8051F120/1/4/5 ONLY)	
		12-Bit ADC0 Functional Block Diagram	
		Typical Temperature Sensor Transfer Function	
		ADC0 Track and Conversion Example Timing	
		ADC0 Equivalent Input Circuits	
	-	AMX0CF: AMUX0 Configuration Register	
		AMX0SL: AMUX0 Channel Select Register	
		ADC0CF: ADC0 Configuration Register	
	U	ADC0CN: ADC0 Control Register	
		ADC0H: ADC0 Data Word MSB Register	
	0	ADC0L: ADC0 Data Word LSB Register	
		ADC0 Data Word Example	
		ADC0GTH: ADC0 Greater-Than Data High Byte Register	
		ADC0GTL: ADC0 Greater-Than Data Low Byte Register	
	-	ADC0LTH: ADC0 Less-Than Data High Byte Register	
		ADC0LTL: ADC0 Less-Than Data Low Byte Register	
		12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data	
	-	12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data	
		12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data	
6		12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data	
υ.	ADCU (10-1	BIT ADC, C8051F122/3/6/7 ONLY)	•07



	Figure 6.1.	10-Bit ADC0 Functional Block Diagram	.67
	Figure 6.2.	Typical Temperature Sensor Transfer Function	.68
		ADC0 Track and Conversion Example Timing	
	-	ADC0 Equivalent Input Circuits	
		AMX0CF: AMUX0 Configuration Register	
		AMX0SL: AMUX0 Channel Select Register	
		ADC0CF: ADC0 Configuration Register	
		ADC0CN: ADC0 Control Register	
	Figure 6.9.	ADC0H: ADC0 Data Word MSB Register	.76
		ADC0L: ADC0 Data Word LSB Register	
	Figure 6.11.	ADC0 Data Word Example	.77
	Figure 6.12.	ADC0GTH: ADC0 Greater-Than Data High Byte Register	.78
	Figure 6.13.	ADC0GTL: ADC0 Greater-Than Data Low Byte Register	.78
	Figure 6.14.	ADC0LTH: ADC0 Less-Than Data High Byte Register	.79
	Figure 6.15.	ADC0LTL: ADC0 Less-Than Data Low Byte Register	.79
	Figure 6.16.	10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data	.80
	Figure 6.17.	10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data	.81
	Figure 6.18.	10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data	.82
	Figure 6.19.	10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data	.83
7.		(T ADC)	
		ADC2 Functional Block Diagram	
		ADC2 Track and Conversion Example Timing	
		ADC2 Equivalent Input Circuit	
	•	AMX2CF: AMUX2 Configuration Register	
		AMX2SL: AMUX2 Channel Select Register	
		ADC2CF: ADC2 Configuration Register	
		ADC2CN: ADC2 Control Register	
	-	ADC2: ADC2 Data Word Register	
	•	ADC2 Data Word Example	
		ADC2 Window Compare Examples, Single-Ended Mode	
	•	ADC2 Window Compare Examples, Differential Mode	
		ADC2GT: ADC2 Greater-Than Data Byte Register	
		ADC2LT: ADC2 Less-Than Data Byte Register	
8.		BIT VOLTAGE MODE	
		DAC Functional Block Diagram	
		DAC0H: DAC0 High Byte Register	
		DAC0L: DAC0 Low Byte Register	
		DAC0CN: DAC0 Control Register	
		DAC1H: DAC1 High Byte Register	
	-	DAC1L: DAC1 Low Byte Register	
0	-	DAC1CN: DAC1 Control Register	
9.		REFERENCE (C8051F120/2/4/6)	
		Voltage Reference Functional Block Diagram	
10		REF0CN: Reference Control Register	
10.	VULIAGE	CREFERENCE (C8051F121/3/5/7)	107



	Figure 10.1 Voltage Deference Functional Plack Diagram	100
	Figure 10.1. Voltage Reference Functional Block Diagram	
11	Figure 10.2. REF0CN: Reference Control Register	
11.	COMPARATORS	
	Figure 11.1. Comparator Functional Block Diagram	
	Figure 11.2. Comparator Hysteresis Plot.	
	Figure 11.3. CPT0CN: Comparator0 Control Register	
	Figure 11.4. CPT0MD: Comparator0 Mode Selection Register	
	Figure 11.5. CPT1CN: Comparator1 Control Register	
	Figure 11.6. CPT1MD: Comparator1 Mode Selection Register	
12.	CIP-51 MICROCONTROLLER.	
	Figure 12.1. CIP-51 Block Diagram	
	Figure 12.2. Memory Map	
	Figure 12.3. PSBANK: Program Space Bank Select Register	.126
	Figure 12.4. Address Memory Map for Instruction Fetches	.126
	Figure 12.5. SFR Page Stack	.129
	Figure 12.6. SFR Page Stack While Using SFR Page 0x0F To Access Port 5	130
	Figure 12.7. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs	131
	Figure 12.8. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR	132
	Figure 12.9. SFR Page Stack Upon Return From PCA Interrupt	
	Figure 12.10. SFR Page Stack Upon Return From ADC2 Window Interrupt	134
	Figure 12.11. SFRPGCN: SFR Page Control Register	
	Figure 12.12. SFRPAGE: SFR Page Register	
	Figure 12.13. SFRNEXT: SFR Next Register	
	Figure 12.14. SFRLAST: SFR Last Register	
	Figure 12.15. SP: Stack Pointer	
	Figure 12.16. DPL: Data Pointer Low Byte	
	Figure 12.17. DPH: Data Pointer High Byte	
	Figure 12.18. PSW: Program Status Word	
	Figure 12.19. ACC: Accumulator	
	Figure 12.20. B: B Register	
	Figure 12.21. IE: Interrupt Enable	
	Figure 12.22. IP: Interrupt Priority	
	Figure 12.23. EIE1: Extended Interrupt Enable 1	
	Figure 12.24. EIE2: Extended Interrupt Enable 2	
	Figure 12.25. EIP1: Extended Interrupt Priority 1	
	Figure 12.26. EIP2: Extended Interrupt Priority 2	
	Figure 12.27. PCON: Power Control	
13.	MULTIPLY AND ACCUMULATE (MAC0)	
	Figure 13.1. MAC0 Block Diagram	
	Figure 13.2. Integer Mode Data Representation	
	Figure 13.3. Fractional Mode Data Representation	
	Figure 13.4. MAC0 Pipeline	
	Figure 13.5. Multiply and Accumulate Example	
	Figure 13.6. Multiply Only Example	
	Figure 13.7. MAC0 Accumulator Shift Example	



Figure 13.8. MAC0CF: MAC0 Configuration Register	
Figure 13.9. MAC0STA: MAC0 Status Register	
Figure 13.10. MAC0AH: MAC0 A High Byte Register	
Figure 13.11. MAC0AL: MAC0 A Low Byte Register	164
Figure 13.12. MAC0BH: MAC0 B High Byte Register	164
Figure 13.13. MAC0BL: MAC0 B Low Byte Register	164
Figure 13.14. MAC0ACC3: MAC0 Accumulator Byte 3 Register	164
Figure 13.15. MAC0ACC2: MAC0 Accumulator Byte 2 Register	165
Figure 13.16. MAC0ACC1: MAC0 Accumulator Byte 1 Register	165
Figure 13.17. MAC0ACC0: MAC0 Accumulator Byte 0 Register	165
Figure 13.18. MAC0OVR: MAC0 Accumulator Overflow Register	165
Figure 13.19. MAC0RNDH: MAC0 Rounding Register High Byte	166
Figure 13.20. MACORNDL: MACO Rounding Register Low Byte	166
14. RESET SOURCES	167
Figure 14.1. Reset Sources	167
Figure 14.2. Reset Timing	168
Figure 14.3. WDTCN: Watchdog Timer Control Register	170
Figure 14.4. RSTSRC: Reset Source Register	
15. OSCILLATORS	
Figure 15.1. Oscillator Diagram	173
Figure 15.2. OSCICL: Internal Oscillator Calibration Register	174
Figure 15.3. OSCICN: Internal Oscillator Control Register	174
Figure 15.4. CLKSEL: System Clock Selection Register	
Figure 15.5. OSCXCN: External Oscillator Control Register	176
Figure 15.6. PLL Block Diagram	
Figure 15.7. PLL0CN: PLL Control Register	
Figure 15.8. PLL0DIV: PLL Pre-divider Register	
Figure 15.9. PLL0MUL: PLL Clock Scaler Register	
Figure 15.10. PLL0FLT: PLL Filter Register	
16. FLASH MEMORY	
Figure 16.1. FLASH Memory Map for MOVC Read and MOVX Write Operations	186
Figure 16.2. FLASH Program Memory Map and Security Bytes	
Figure 16.3. FLACL: FLASH Access Limit	190
Figure 16.4. FLSCL: FLASH Memory Control	191
Figure 16.5. PSCTL: Program Store Read/Write Control	
17. BRANCH TARGET CACHE	
Figure 17.1. Branch Target Cache Data Flow	
Figure 17.2. Branch Target Cache Organiztion	
Figure 17.3. Cache Lock Operation	195
Figure 17.4. CCH0CN: Cache Control Register	
Figure 17.5. CCH0TN: Cache Tuning Register	
Figure 17.6. CCH0LC: Cache Lock Control Register	
Figure 17.7. CCH0MA: Cache Miss Accumulator	
Figure 17.8. FLSTAT: FLASH Status	
18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	



C8051F120/1/2/3 C8051F124/5/6/7

	Figure 18.1. EMI0CN: External Memory Interface Control	201
	Figure 18.2. EMI0CF: External Memory Configuration	201
	Figure 18.3. Multiplexed Configuration Example	202
	Figure 18.4. Non-multiplexed Configuration Example	203
	Figure 18.5. EMIF Operating Modes	204
	Figure 18.6. EMI0TC: External Memory Timing Control	206
	Figure 18.7. Non-multiplexed 16-bit MOVX Timing	207
	Figure 18.8. Non-multiplexed 8-bit MOVX without Bank Select Timing	208
	Figure 18.9. Non-multiplexed 8-bit MOVX with Bank Select Timing	209
	Figure 18.10. Multiplexed 16-bit MOVX Timing	210
	Figure 18.11. Multiplexed 8-bit MOVX without Bank Select Timing	211
	Figure 18.12. Multiplexed 8-bit MOVX with Bank Select Timing	212
19.	PORT INPUT/OUTPUT	215
	Figure 19.1. Port I/O Cell Block Diagram	215
	Figure 19.2. Port I/O Functional Block Diagram	216
	Figure 19.3. Priority Crossbar Decode Table	217
	Figure 19.4. Priority Crossbar Decode Table	220
	Figure 19.5. Priority Crossbar Decode Table	221
	Figure 19.6. Crossbar Example:	223
	Figure 19.7. XBR0: Port I/O Crossbar Register 0	224
	Figure 19.8. XBR1: Port I/O Crossbar Register 1	225
	Figure 19.9. XBR2: Port I/O Crossbar Register 2	226
	Figure 19.10. P0: Port0 Data Register	
	Figure 19.11. POMDOUT: Port0 Output Mode Register	227
	Figure 19.12. P1: Port1 Data Register	228
	Figure 19.13. P1MDIN: Port1 Input Mode Register	228
	Figure 19.14. P1MDOUT: Port1 Output Mode Register	229
	Figure 19.15. P2: Port2 Data Register	229
	Figure 19.16. P2MDOUT: Port2 Output Mode Register	230
	Figure 19.17. P3: Port3 Data Register	
	Figure 19.18. P3MDOUT: Port3 Output Mode Register	231
	Figure 19.19. P4: Port4 Data Register	233
	Figure 19.20. P4MDOUT: Port4 Output Mode Register	233
	Figure 19.21. P5: Port5 Data Register	
	Figure 19.22. P5MDOUT: Port5 Output Mode Register	234
	Figure 19.23. P6: Port6 Data Register	
	Figure 19.24. P6MDOUT: Port6 Output Mode Register	
	Figure 19.25. P7: Port7 Data Register	
	Figure 19.26. P7MDOUT: Port7 Output Mode Register	
20.	SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	
	Figure 20.1. SMBus0 Block Diagram	
	Figure 20.2. Typical SMBus Configuration	
	Figure 20.3. SMBus Transaction	
	Figure 20.4. Typical Master Transmitter Sequence	
	Figure 20.5. Typical Master Receiver Sequence	240




	Figure 20.6. Typical Slave Transmitter Sequence	
	Figure 20.7. Typical Slave Receiver Sequence	
	Figure 20.8. SMB0CN: SMBus0 Control Register	
	Figure 20.9. SMB0CR: SMBus0 Clock Rate Register	
	Figure 20.10. SMB0DAT: SMBus0 Data Register	
	Figure 20.11. SMB0ADR: SMBus0 Address Register	
	Figure 20.12. SMB0STA: SMBus0 Status Register	
21	. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	249
	Figure 21.1. SPI Block Diagram	249
	Figure 21.2. Multiple-Master Mode Connection Diagram	252
	Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram .	252
	Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram	252
	Figure 21.5. Master Mode Data/Clock Timing	254
	Figure 21.6. Slave Mode Data/Clock Timing (CKPHA = 0)	255
	Figure 21.7. Slave Mode Data/Clock Timing (CKPHA = 1)	255
	Figure 21.8. SPI0CFG: SPI0 Configuration Register	256
	Figure 21.9. SPI0CN: SPI0 Control Register	257
	Figure 21.10. SPI0CKR: SPI0 Clock Rate Register	258
	Figure 21.11. SPI0DAT: SPI0 Data Register	
	Figure 21.12. SPI Master Timing (CKPHA = 0)	260
	Figure 21.13. SPI Master Timing (CKPHA = 1)	260
	Figure 21.14. SPI Slave Timing $(CKPHA = 0)$	
	Figure 21.15. SPI Slave Timing (CKPHA = 1)	
22	. UART0	263
	Figure 22.1. UART0 Block Diagram	263
	Figure 22.2. UART0 Mode 0 Timing Diagram	
	Figure 22.3. UART0 Mode 0 Interconnect	
	Figure 22.4. UART0 Mode 1 Timing Diagram	
	Figure 22.5. UART0 Modes 2 and 3 Timing Diagram	
	Figure 22.6. UART0 Modes 1, 2, and 3 Interconnect Diagram	
	Figure 22.7. UART Multi-Processor Mode Interconnect Diagram	
	Figure 22.8. SCON0: UART0 Control Register	
	Figure 22.9. SSTA0: UARTO Status and Clock Selection Register	
	Figure 22.10. SBUF0: UART0 Data Buffer Register	
	Figure 22.11. SADDR0: UARTO Slave Address Register	
	Figure 22.12. SADEN0: UARTO Slave Address Enable Register	
23	. UART1	
	Figure 23.1. UART1 Block Diagram	
	Figure 23.2. UART1 Baud Rate Logic	
	Figure 23.3. UART Interconnect Diagram	
	Figure 23.4. 8-Bit UART Timing Diagram	
	Figure 23.5. 9-Bit UART Timing Diagram	
	Figure 23.6. UART Multi-Processor Mode Interconnect Diagram	
	Figure 23.7. SCON1: Serial Port 1 Control Register	
	Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register	



C8051F120/1/2/3 C8051F124/5/6/7

24.	TIMERS	
	Figure 24.1. T0 Mode 0 Block Diagram.	
	Figure 24.2. T0 Mode 2 Block Diagram	
	Figure 24.3. T0 Mode 3 Block Diagram.	
	Figure 24.4. TCON: Timer Control Register	
	Figure 24.5. TMOD: Timer Mode Register	290
	Figure 24.6. CKCON: Clock Control Register	291
	Figure 24.7. TL0: Timer 0 Low Byte	
	Figure 24.8. TL1: Timer 1 Low Byte	292
	Figure 24.9. TH0: Timer 0 High Byte	292
	Figure 24.10. TH1: Timer 1 High Byte	292
	Figure 24.11. T2, 3, and 4 Capture Mode Block Diagram	294
	Figure 24.12. T2, 3, and 4 Auto-reload Mode Block Diagram	295
	Figure 24.13. TMRnCN: Timer 2, 3, and 4 Control Registers	297
	Figure 24.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers	298
	Figure 24.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte	299
	Figure 24.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte	299
	Figure 24.17. TMRnL: Timer 2, 3, and 4 Low Byte	299
	Figure 24.18. TMRnH Timer 2, 3, and 4 High Byte	
25.	PROGRAMMABLE COUNTER ARRAY	301
	Figure 25.1. PCA Block Diagram	301
	Figure 25.2. PCA Counter/Timer Block Diagram	302
	Figure 25.3. PCA Interrupt Block Diagram	
	Figure 25.4. PCA Capture Mode Diagram	304
	Figure 25.5. PCA Software Timer Mode Diagram	305
	Figure 25.6. PCA High Speed Output Mode Diagram	
	Figure 25.7. PCA Frequency Output Mode	
	Figure 25.8. PCA 8-Bit PWM Mode Diagram	
	Figure 25.9. PCA 16-Bit PWM Mode	
	Figure 25.10. PCA0CN: PCA Control Register	
	Figure 25.11. PCA0MD: PCA0 Mode Register	
	Figure 25.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers	
	Figure 25.13. PCA0L: PCA0 Counter/Timer Low Byte	
	Figure 25.14. PCA0H: PCA0 Counter/Timer High Byte	
	Figure 25.15. PCA0CPLn: PCA0 Capture Module Low Byte	
	Figure 25.16. PCA0CPHn: PCA0 Capture Module High Byte	
26.	JTAG (IEEE 1149.1)	
	Figure 26.1. IR: JTAG Instruction Register	
	Figure 26.2. DEVICEID: JTAG Device ID Register	
	Figure 26.3. FLASHCON: JTAG Flash Control Register	
	Figure 26.4. FLASHDAT: JTAG Flash Data Register	
	Figure 26.5. FLASHADR: JTAG Flash Address Register	320





Notes



LIST OF TABLES

1.	SYSTEM OVERVIEW	19
	Table 1.1. Product Selection Guide	20
2.	ABSOLUTE MAXIMUM RATINGS	36
	Table 2.1. Absolute Maximum Ratings*	
3.		
	Table 3.1. Global DC Electrical Characteristics (C8051F120/1/2/3)	37
	Table 3.2. Global DC Electrical Characteristics (C8051F124/5/6/7)	38
4.	PINOUT AND PACKAGE DEFINITIONS	39
	Table 4.1. Pin Definitions	
5.	ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY)	
	Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F120/1/4/5)	
6.	ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY)	
	Table 6.1. 10-Bit ADC0 Electrical Characteristics (C8051F122/3/6/7)	84
7.	ADC2 (8-BIT ADC)	
	Table 7.1. ADC2 Electrical Characteristics	97
8.	DACS, 12-BIT VOLTAGE MODE	
	Table 8.1. DAC Electrical Characteristics	
9.	VOLTAGE REFERENCE (C8051F120/2/4/6)	
	Table 9.1. Voltage Reference Electrical Characteristics	
10.	. VOLTAGE REFERENCE (C8051F121/3/5/7)	
	Table 10.1.Voltage Reference Electrical Characteristics	
11.	. COMPARATORS	
	Table 11.1.Comparator Electrical Characteristics	
12.	. CIP-51 MICROCONTROLLER	
	Table 12.1.CIP-51 Instruction Set Summary	
	Table 12.2.Special Function Register (SFR) Memory Map	
	Table 12.3.Special Function Registers	
	Table 12.4.Interrupt Summary	
13.	. MULTIPLY AND ACCUMULATE (MAC0)	157
	Table 13.1.MAC0 Rounding (MAC0SAT = 0)	160
14.	. RESET SOURCES	
	Table 14.1.Reset Electrical Characteristics	
15.	OSCILLATORS	
	Table 15.1.Oscillator Electrical Characteristics	
	Table 15.2.PLL Frequency Characteristics	
	Table 15.3.PLL Lock Timing Characteristics	
16.	. FLASH MEMORY	
	Table 16.1.FLASH Electrical Characteristics	
	BRANCH TARGET CACHE	
18.	EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	
10	Table 18.1.AC Parameters for External Memory Interface† DODT DUDUT/OUTDUT	
19.	. PORT INPUT/OUTPUT	215



Table 19.1.Port I/O DC Electrical Characteristics	
20. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	
Table 20.1.SMB0STA Status Codes and States	247
21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	249
Table 21.1.SPI Slave Timing Parameters	
22. UART0	263
Table 22.1.UART0 Modes	
Table 22.2.Oscillator Frequencies for Standard Baud Rates	
23. UART1	275
Table 23.1.Timer Settings for Standard Baud Rates Using The Internal Oscillator .	
Table 23.2.Timer Settings for Standard Baud Rates Using an External Oscillator	
Table 23.3.Timer Settings for Standard Baud Rates Using an External Oscillator	
Table 23.4.Timer Settings for Standard Baud Rates Using the PLL	
Table 23.5.Timer Settings for Standard Baud Rates Using the PLL	
24. TIMERS	
25. PROGRAMMABLE COUNTER ARRAY	
Table 25.1.PCA Timebase Input Options	302
Table 25.2.PCA0CPM Register Settings for PCA Capture/Compare Modules	
26. JTAG (IEEE 1149.1)	
Table 26.1.Boundary Data Register Bit Definitions	



1. SYSTEM OVERVIEW

The C8051F12x devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F120/2/4/6) or 32 digital I/O pins (C8051F121/3/5/7). Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 100 MIPS for C8051F120/1/2/3 and 50 MIPS for C8051F124/5/6/7)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 12-bit (C8051F120/1/4/5) or 10-bit (C8051F122/3/6/7) 100 ksps ADC with PGA and 8-channel analog multiplexer
- True 8-bit 500 ksps ADC with PGA and 8-channel analog multiplexer
- Two 12-bit DACs with programmable update scheduling
- 2-cycle 16 by 16 Multiply and Accumulate Engine (C8051F120/1/2/3)
- 128k bytes of in-system programmable FLASH memory
- 8448 (8k + 256) bytes of on-chip RAM
- External Data Memory Interface with 64k byte address space
- SPI, SMBus/I²C, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16-bit Timers
- Programmable Counter/Timer Array with 6 capture/compare modules
- On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor

With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F12x devices are truly stand-alone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for operation over the industrial temperature range (-45° C to $+85^{\circ}$ C). The Port I/Os, /RST, and JTAG pins are tolerant for input signals up to 5 V. The C8051F120/2/4/6 are available in a 100-pin TQFP package (see block diagrams in Figure 1.1 and Figure 1.3). The C8051F121/3/5/7 are available in a 64-pin TQFP package (see block diagrams in Figure 1.2 and Figure 1.4).

C8051F120/1/2/3

C8051F124/5/6/7





	MIPS (Peak)	FLASH Memory	RAM	2-cycle 16 by 16 MAC	External Memory Interface	SMBus/I ² C	IdS	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	12-bit 100ksps ADC Inputs	10-bit 100ksps ADC Inputs	8-bit 500ksps ADC Inputs	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Package
C8051F120	100	128k	8448	\checkmark	~	~	\checkmark	2	5	\checkmark	64	8	-	8	~	\checkmark	12	2	2	100TQFP
C8051F121	100	128k	8448	\checkmark	~	\checkmark	\checkmark	2	5	\checkmark	32	8	-	8	\checkmark	\checkmark	12	2	2	64TQFP
C8051F122	100	128k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	8	\checkmark	\checkmark	12	2	2	100TQFP
C8051F123	100	128k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	8	\checkmark	\checkmark	12	2	2	64TQFP
C8051F124	50	128k	8448		\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	8	-	8	\checkmark	\checkmark	12	2	2	100TQFP
C8051F125	50	128k	8448		\checkmark	\checkmark	\checkmark	2	5	~	32	8	-	8	\checkmark	\checkmark	12	2	2	64TQFP
C8051F126	50	128k	8448		\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	8	\checkmark	\checkmark	12	2	2	100TQFP
C8051F127	50	128k	8448		\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	8	\checkmark	\checkmark	12	2	2	64TQFP

Table 1.1. Product Selection Guide



C8051F120/1/2/3 C8051F124/5/6/7





C8051F120/1/2/3

C8051F124/5/6/7








Figure 1.2. C8051F121/125 Block Diagram



C8051F120/1/2/3 C8051F124/5/6/7





C8051F120/1/2/3

C8051F124/5/6/7




Figure 1.4. C8051F123/127 Block Diagram



1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F12x family utilizes Cygnal's proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16-bit counter/timers, two full-duplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 8/4 byte-wide I/O Ports.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 100 MHz, the C8051F120/1/2/3 have a peak throughput of 100 MIPS (the C8051F124/5/6/7 have a peak throughput of 50 MIPS).



1.1.3. Additional Features

The C8051F12x MCU family includes several key enhancements to the CIP-51 core and peripherals to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 20 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator0, a forced software reset, the CNVSTR0 input pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input pin may be disabled by the user in software; the VDD monitor is enabled/disabled via the MONEN pin. The Watchdog Timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the 24.5 MHz internal oscillator as needed. Additionally, an on-chip PLL is provided to achieve higher system clock speeds for increased throughput.




Figure 1.5. On-Board Clock and Reset



1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F12x MCUs additionally has an on-chip 8k byte RAM block and an external memory interface (EMIF) for accessing off-chip data memory. The on-chip 8k byte block can be addressed over the entire 64k external data memory address range (overlapping 8k boundaries). External data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 8k directed to on-chip, above 8k directed to EMIF). The EMIF is also configurable for multiplexed or non-multiplexed address/data lines.

The MCU's program memory consists of 128k bytes of banked FLASH memory. This memory may be reprogrammed in-system in 1024 byte sectors, and requires no special off-chip programming voltage. The 1024 bytes from addresses 0x1FC00 to 0x1FFFF are reserved. There are also two 128 byte sectors at addresses 0x20000 to 0x200FF, which may be used by software. See Figure 1.6 for the MCU system memory map.




Figure 1.6. On-Chip Memory Map



1.3. JTAG Debug and Boundary Scan

The C8051F12x device family has on-chip JTAG boundary scan and debug circuitry that provides *non-intrusive, full speed, in-circuit debugging using the production part installed in the end application*, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Cygnal's debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F120DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F12x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to JTAG serial adapter. It also has a target application board with the associated MCU installed, plus the RS-232 and JTAG cables, and wall-mount power supply. The Development Kit requires a Windows 95/98/NT/ME computer with one available RS-232 serial port. As shown in Figure 1.7, the PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the four JTAG pins and VDD and GND. The Serial Adapter takes its power from the application board. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter.

Cygnal's debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Cygnal's debug environment both increases ease of use and preserves the performance of the precision analog peripherals.






Figure 1.7. Development/In-System Debug Diagram



1.4. 16 x 16 MAC (Multiply and Accumulate) Engine

The C8051F120/1/2/3 devices include a multiply and accumulate engine which can be used to speed up many mathematical operations. MAC0 contains a 16-by-16 bit multiplier and a 40-bit adder, which can perform integer or fractional multiply-accumulate and multiply operations on signed input values in two SYSCLK cycles. A rounding engine provides a rounded 16-bit fractional result after an additional (third) SYSCLK cycle. MAC0 also contains a 1bit arithmetic shifter that will left or right-shift the contents of the 40-bit accumulator in a single SYSCLK cycle.







1.5. Programmable Digital I/O and Crossbar

The standard 8051 Ports (0, 1, 2, and 3) are available on the MCUs. The C8051F120/2/4/6 have 4 additional ports (4, 5, 6, and 7) for a total of 64 general-purpose port I/O. The Port I/O behave like the standard 8051 with a few enhancements.

Each Port I/O pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3. (See Figure 1.9) Unlike micro-controllers with standard multiplexed digital I/O, all combinations of functions are supported.

The on-chip counter/timers, serial buses, HW interrupts, ADC Start of Conversion inputs, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.9. Digital Crossbar Diagram



1.6. Programmable Counter Array

The C8051F12x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with 6 programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.




Figure 1.10. PCA Block Diagram



1.7. Serial Ports

The C8051F12x MCU Family includes two Enhanced Full-Duplex UARTs, SPI Bus, and SMBus/I²C. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together with any other.



1.8. 12-Bit Analog to Digital Converter

The C8051F120/1/4/5 have an on-chip 12-bit SAR ADC (ADC0) with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100 ksps, the ADC offers true 12-bit linearity with an INL of \pm 1LSB. C8051F122/3/6/7 devices include a 10-bit SAR ADC with similar specifications and configuration options. The ADC0 voltage reference is selected between the DAC0 output and an external VREF pin. On C8051F120/2/4/6 devices, ADC0 has its own dedicated VREF0 input pin; on C8051F121/3/5/7 devices, the ADC0 shares the VREFA input pin with the 8-bit ADC2. The on-chip 15 ppm/°C voltage reference may generate the voltage reference for other system components or the on-chip ADCs via the VREF output pin.

The ADC is under full control of the CIP-51 microcontroller via its associated Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10 or 12-bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Window Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.




Figure 1.11. 12-Bit ADC Block Diagram



1.9. 8-Bit Analog to Digital Converter

The C8051F12x Family have an on-board 8-bit SAR ADC (ADC2) with an 8-channel input multiplexer and programmable gain amplifier. This ADC features a 500 ksps maximum throughput and true 8-bit linearity with an INL of \pm 1LSB. Eight input pins are available for measurement. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply (AV+) and an external VREF pin. On C8051F120/2/4/6 devices, ADC2 has its own dedicated VREF2 input pin; on C8051F121/3/5/7 devices, ADC2 shares the VREFA input pin with the 12/10-bit ADC0. User software may put ADC2 into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset). The PGA gain can be set in software to 0.5, 1, 2, or 4.

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. ADC2 conversions may also be synchronized with ADC0 software-commanded conversions. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 8-bit data word is latched into an SFR upon completion.




Figure 1.12. 8-Bit ADC Diagram



1.10. Comparators and DACs

Each C8051F12x MCU has two 12-bit DACs and two comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. The response time of the comparators can be adjusted to minimize power consumption, or to maximize speed. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode, and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F120/2/4/6 devices or via the internal voltage reference on C8051F121/3/5/7 devices. The DACs are useful as references for the comparators or offsets for the differential inputs of the ADC.




Figure 1.13. Comparator and DAC Diagram



2. ABSOLUTE MAXIMUM RATINGS

Table 2.1. Absolute Maximum Rating	s*
------------------------------------	----

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65		150	°C
Voltage on any Pin (except VDD and Port I/O) with respect to DGND		-0.3		VDD + 0.3	V
Voltage on any Port I/O Pin or /RST with respect to DGND		-0.3		5.8	V
Voltage on VDD with respect to DGND		-0.3		4.2	V
Maximum Total current through VDD, AV+, DGND, and AGND				800	mA
Maximum output current sunk by any Port pin				100	mA
Maximum output current sunk by any other I/O pin				50	mA
Maximum output current sourced by any Port pin				100	mA
Maximum output current sourced by any other I/O pin				50	mA

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



3. GLOBAL DC ELECTRICAL CHARACTERISTICS

Table 3.1. Global DC Electrical Characteristics (C8051F120/1/2/3)

-40°C TO +85°C, 100 MHZ SYSTEM CLOCK UNLESS OTHERWISE SPECIFIED.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage (Note 1)	SYSCLK = 0 to 50 MHz SYSCLK > 50 MHz	2.7 3.0	3.0 3.3	3.6 3.6	V V
Analog Supply Current	Internal REF, ADC, DAC, Compar- ators all active		1.7	TBD	mA
Analog Supply Current with analog sub-systems inactive	Internal REF, ADC, DAC, Compar- ators all disabled, oscillator disabled		0.2	TBD	μΑ
Analog-to-Digital Supply Delta (VDD - AV+)				0.5	V
Digital Supply Voltage	SYSCLK = 0 to 50 MHz SYSCLK > 50 MHz	2.7 3.0	3.0 3.3	3.6 3.6	V V
Digital Supply Current with CPU active	VDD=3.0 V, Clock=100 MHz VDD=2.7 V, Clock=50 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		TBD 25 0.6 16		mA mA mA μA
Digital Supply Current with CPU inactive (not accessing FLASH)	VDD=3.0 V, Clock=100 MHz VDD=2.7 V, Clock=50 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		TBD TBD TBD TBD		mA mA mA μA
Digital Supply Current (shut- down)	Oscillator not running		TBD		μΑ
Digital Supply RAM Data Retention Voltage			1.5		V
SYSCLK (System Clock) (Notes 2 and 3)	VDD, AV+ = 2.7 V to 3.6 V VDD, AV+ = 3.0 V to 3.6 V	0 0		50 100	MHz MHz
Specified Operating Tempera- ture Range		-40		+85	°C

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate.

Note 2: SYSCLK is the internal device clock. For operational speeds in excess of 25 MHz, SYSCLK must be derived from the Phase-Locked Loop (PLL).

Note 3: SYSCLK must be at least 32 kHz to enable debugging.



Table 3.2. Global DC Electrical Characteristics (C8051F124/5/6/7)

-40°C TO +85°C, 50 MHZ SYSTEM CLOCK UNLESS OTHERWISE SPECIFIED.

C8051F120/1/2/3

C8051F124/5/6/7

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage	(Note 1)	2.7	3.0	3.6	V
Analog Supply Current	Internal REF, ADC, DAC, Compar- ators all active		1.7	TBD	mA
Analog Supply Current with analog sub-systems inactive	Internal REF, ADC, DAC, Compar- ators all disabled, oscillator disabled		0.2	TBD	μΑ
Analog-to-Digital Supply Delta (VDD - AV+)				0.5	V
Digital Supply Voltage		2.7	3.0	3.6	V
Digital Supply Current with CPU active	VDD=2.7 V, Clock=50 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		25 0.6 16		mA mA μA
Digital Supply Current with CPU inactive (not accessing FLASH)	VDD=2.7 V, Clock=50 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		16 0.3 TBD		mA mA μA
Digital Supply Current (shut- down)	Oscillator not running		0.4		μΑ
Digital Supply RAM Data Retention Voltage			1.5		V
SYSCLK (System Clock) (Notes 2 and 3)		0		50	MHz
Specified Operating Tempera- ture Range		-40		+85	°C

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate.

Note 2: SYSCLK is the internal device clock. For operational speeds in excess of 25 MHz, SYSCLK must be derived from the Phase-Locked Loop (PLL).

Note 3: SYSCLK must be at least 32 kHz to enable debugging.



4. **PINOUT AND PACKAGE DEFINITIONS**

	Pin Nu	Imbers		Tuna
Name	F120/ 2/4/6	F121/ 3/5/7		Type Description
VDD	37, 64, 90	24, 41, 57		Digital Supply Voltage. Must be tied to +2.7 to +3.6 V.
DGND	38, 63, 89	25, 40, 56		Digital Ground. Must be tied to Ground.
AV+	11, 14	6		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.
AGND	10, 13	5		Analog Ground. Must be tied to Ground.
TMS	1	58	D In	JTAG Test Mode Select with internal pull-up.
ТСК	2	59	D In	JTAG Test Clock with internal pull-up.
TDI	3	60	D In	JTAG Test Data Input with internal pull-up. TDI is latched on the rising edge of TCK.
TDO	4	61	D Out	JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver.
/RST	5	62	D I/O	Device Reset. Open-drain output of internal VDD monitor. Is driven low when VDD is $< V_{RST}$ and MONEN is high. An external source can initiate a system reset by driving this pin low.
XTAL1	26	17	A In	Crystal Input. This pin is the return for the internal oscillator circuit for a crystal or ceramic resonator. For a precision internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock.
XTAL2	27	18	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator.
MONEN	28	19	D In	VDD Monitor Enable. When tied high, this pin enables the internal VDD monitor, which forces a system reset when VDD is $< V_{RST}$. When tied low, the internal VDD monitor is disabled. This pin must be tied high or low.
VREF	12	7	A I/O	Bandgap Voltage Reference Output (all devices). DAC Voltage Reference Input (C8051F121/3/5/7 only).
VREFA		8	A In	ADC0 and ADC2 Voltage Reference Input.
VREF0	16		A In	ADC0 Voltage Reference Input.
VREF2	17		A In	ADC2 Voltage Reference Input.
VREFD	15		A In	DAC Voltage Reference Input.



	Pin Nu	mbers		Tuna
Name	F120/ 2/4/6	F121/ 3/5/7		Type Description
AIN0.0	18	9	A In	ADC0 Input Channel 0 (See ADC0 Specification for complete description).
AIN0.1	19	10	A In	ADC0 Input Channel 1 (See ADC0 Specification for complete description).
AIN0.2	20	11	A In	ADC0 Input Channel 2 (See ADC0 Specification for complete description).
AIN0.3	21	12	A In	ADC0 Input Channel 3 (See ADC0 Specification for complete description).
AIN0.4	22	13	A In	ADC0 Input Channel 4 (See ADC0 Specification for complete description).
AIN0.5	23	14	A In	ADC0 Input Channel 5 (See ADC0 Specification for complete description).
AIN0.6	24	15	A In	ADC0 Input Channel 6 (See ADC0 Specification for complete description).
AIN0.7	25	16	A In	ADC0 Input Channel 7 (See ADC0 Specification for complete description).
CP0+	9	4	A In	Comparator 0 Non-Inverting Input.
СР0-	8	3	A In	Comparator 0 Inverting Input.
CP1+	7	2	A In	Comparator 1 Non-Inverting Input.
CP1-	6	1	A In	Comparator 1 Inverting Input.
DAC0	100	64	A Out	Digital to Analog Converter 0 Voltage Output. (See DAC Specifica- tion for complete description).
DAC1	99	63	A Out	Digital to Analog Converter 1 Voltage Output. (See DAC Specifica- tion for complete description).
P0.0	62	55	D I/O	Port 0.0. See Port Input/Output section for complete description.
P0.1	61	54	D I/O	Port 0.1. See Port Input/Output section for complete description.
P0.2	60	53	D I/O	Port 0.2. See Port Input/Output section for complete description.
P0.3	59	52	D I/O	Port 0.3. See Port Input/Output section for complete description.
P0.4	58	51	D I/O	Port 0.4. See Port Input/Output section for complete description.
ALE/P0.5	57	50	D I/O	ALE Strobe for External Memory Address bus (multiplexed mode) Port 0.5 See Port Input/Output section for complete description.



C8051F120/1/2/3 C8051F124/5/6/7

	Pin Nu	mbers	Туре	
Name	F120/ 2/4/6	F121/ 3/5/7		Description
/RD/P0.6	56	49	D I/O	/RD Strobe for External Memory Address bus Port 0.6 See Port Input/Output section for complete description.
/WR/P0.7	55	48	D I/O	/WR Strobe for External Memory Address bus Port 0.7 See Port Input/Output section for complete description.
AIN2.0/A8/P1.0	36	29	A In D I/O	ADC2 Input Channel 0 (See ADC2 Specification for complete description). Bit 8 External Memory Address bus (Non-multiplexed mode) Port 1.0 See Port Input/Output section for complete description.
AIN2.1/A9/P1.1	35	28	A In D I/O	Port 1.1. See Port Input/Output section for complete description.
AIN2.2/A10/P1.2	34	27	A In D I/O	Port 1.2. See Port Input/Output section for complete description.
AIN2.3/A11/P1.3	33	26	A In D I/O	Port 1.3. See Port Input/Output section for complete description.
AIN2.4/A12/P1.4	32	23	A In D I/O	Port 1.4. See Port Input/Output section for complete description.
AIN2.5/A13/P1.5	31	22	A In D I/O	Port 1.5. See Port Input/Output section for complete description.
AIN2.6/A14/P1.6	30	21	A In D I/O	Port 1.6. See Port Input/Output section for complete description.
AIN2.7/A15/P1.7	29	20	A In D I/O	Port 1.7. See Port Input/Output section for complete description.
A8m/A0/P2.0	46	37	D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multiplexed mode) Port 2.0 See Port Input/Output section for complete description.
A9m/A1/P2.1	45	36	D I/O	Port 2.1. See Port Input/Output section for complete description.
A10m/A2/P2.2	44	35	D I/O	Port 2.2. See Port Input/Output section for complete description.
A11m/A3/P2.3	43	34	D I/O	Port 2.3. See Port Input/Output section for complete description.
A12m/A4/P2.4	42	33	D I/O	Port 2.4. See Port Input/Output section for complete description.
A13m/A5/P2.5	41	32	D I/O	Port 2.5. See Port Input/Output section for complete description.
A14m/A6/P2.6	40	31	D I/O	Port 2.6. See Port Input/Output section for complete description.



	Pin Nu	mbers		Turne
Name	F120/ 2/4/6	F121/ 3/5/7		Type Description
A15m/A7/P2.7	39	30	D I/O	Port 2.7. See Port Input/Output section for complete description.
AD0/D0/P3.0	54	47	D I/O	Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 3.0 See Port Input/Output section for complete description.
AD1/D1/P3.1	53	46	D I/O	Port 3.1. See Port Input/Output section for complete description.
AD2/D2/P3.2	52	45	D I/O	Port 3.2. See Port Input/Output section for complete description.
AD3/D3/P3.3	51	44	D I/O	Port 3.3. See Port Input/Output section for complete description.
AD4/D4/P3.4	50	43	D I/O	Port 3.4. See Port Input/Output section for complete description.
AD5/D5/P3.5	49	42	D I/O	Port 3.5. See Port Input/Output section for complete description.
AD6/D6/P3.6	48	39	D I/O	Port 3.6. See Port Input/Output section for complete description.
AD7/D7/P3.7	47	38	D I/O	Port 3.7. See Port Input/Output section for complete description.
P4.0	98		D I/O	Port 4.0. See Port Input/Output section for complete description.
P4.1	97		D I/O	Port 4.1. See Port Input/Output section for complete description.
P4.2	96		D I/O	Port 4.2. See Port Input/Output section for complete description.
P4.3	95		D I/O	Port 4.3. See Port Input/Output section for complete description.
P4.4	94		D I/O	Port 4.4. See Port Input/Output section for complete description.
ALE/P4.5	93		D I/O	ALE Strobe for External Memory Address bus (multiplexed mode) Port 4.5 See Port Input/Output section for complete description.
/RD/P4.6	92		D I/O	/RD Strobe for External Memory Address bus Port 4.6 See Port Input/Output section for complete description.
/WR/P4.7	91		D I/O	/WR Strobe for External Memory Address bus Port 4.7 See Port Input/Output section for complete description.
A8/P5.0	88		D I/O	Bit 8 External Memory Address bus (Non-multiplexed mode) Port 5.0 See Port Input/Output section for complete description.
A9/P5.1	87		D I/O	Port 5.1. See Port Input/Output section for complete description.
A10/P5.2	86		D I/O	Port 5.2. See Port Input/Output section for complete description.
A11/P5.3	85		D I/O	Port 5.3. See Port Input/Output section for complete description.




C8051F120/1/2/3 C8051F124/5/6/7


	Pin Nu	mbers		
Name	F120/ 2/4/6	F121/ 3/5/7		Type Description
A12/P5.4	84		D I/O	Port 5.4. See Port Input/Output section for complete description.
A13/P5.5	83		D I/O	Port 5.5. See Port Input/Output section for complete description.
A14/P5.6	82		D I/O	Port 5.6. See Port Input/Output section for complete description.
A15/P5.7	81		D I/O	Port 5.7. See Port Input/Output section for complete description.
A8m/A0/P6.0	80		D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multiplexed mode) Port 6.0 See Port Input/Output section for complete description.
A9m/A1/P6.1	79		D I/O	Port 6.1. See Port Input/Output section for complete description.
A10m/A2/P6.2	78		D I/O	Port 6.2. See Port Input/Output section for complete description.
A11m/A3/P6.3	77		D I/O	Port 6.3. See Port Input/Output section for complete description.
A12m/A4/P6.4	76		D I/O	Port 6.4. See Port Input/Output section for complete description.
A13m/A5/P6.5	75		D I/O	Port 6.5. See Port Input/Output section for complete description.
A14m/A6/P6.6	74		D I/O	Port 6.6. See Port Input/Output section for complete description.
A15m/A7/P6.7	73		D I/O	Port 6.7. See Port Input/Output section for complete description.
AD0/D0/P7.0	72		D I/O	Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 7.0 See Port Input/Output section for complete description.
AD1/D1/P7.1	71		D I/O	Port 7.1. See Port Input/Output section for complete description.
AD2/D2/P7.2	70		D I/O	Port 7.2. See Port Input/Output section for complete description.
AD3/D3/P7.3	69		D I/O	Port 7.3. See Port Input/Output section for complete description.
AD4/D4/P7.4	68		D I/O	Port 7.4. See Port Input/Output section for complete description.
AD5/D5/P7.5	67		D I/O	Port 7.5. See Port Input/Output section for complete description.
AD6/D6/P7.6	66		D I/O	Port 7.6. See Port Input/Output section for complete description.
AD7/D7/P7.7	65		D I/O	Port 7.7. See Port Input/Output section for complete description.

C8051F120/1/2/3

C8051F124/5/6/7

CYGNAL









C8051F120/1/2/3 C8051F124/5/6/7


Figure 4.2. TQFP-100 Package Drawing



C8051F120/1/2/3

C8051F124/5/6/7











Figure 4.4. TQFP-64 Package Drawing




	MIN (mm)	NOM (mm)	MAX (mm)
A	-	-	1.20
A1	0.05	-	0.15
A2	0.95	-	1.05
b	0.17	0.22	0.27
D	-	12.00	-
D1	-	10.00	-
е	-	0.50	-
E	-	12.00	-
E1	-	10.00	-





5. ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY)

The ADC0 subsystem for the C8051F120/1/4/5 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 for C8051F120/2/4/6 devices, or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for C8051F121/3/5/7 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





5.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-chip temperature sensor (temperature transfer function is shown in Figure 5.2). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 5.6), and the Configuration register AMX0CF (Figure 5.5). The table in Figure 5.6 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 5.7). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.

C8051F120/1/2/3 C8051F124/5/6/7



The Temperature Sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.




Figure 5.2. Typical Temperature Sensor Transfer Function



5.2. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the system clock divided by the value held in the ADCSC bits of register ADC0CF.

5.2.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD0BUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in Figure 5.11) depending on the programmed state of the AD0LJST bit in the ADC0CN register.

When initiating conversions by writing a '1' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a '0' to AD0INT;Step 2. Write a '1' to AD0BUSY;Step 3. Poll AD0INT for '1';Step 4. Process ADC0 data.


When CNVSTR0 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "19. PORT INPUT/OUTPUT" on page 215 for more details on Port I/O configuration).



5.2.2. **Tracking Modes**

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in lowpower track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 5.3). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "5.2.3. Settling Time Requirements" on page 53).





B. ADC Timing for Internal Trigger Sources

Timer 2, Timer Write '1' to (AD0CM[1:0]=	AD0BUSY		2 3 4	4 5 6 7 8 9 10 11 12 13 14 15 1	6 17 18 19	9
5	SAR Clocks					1
	ADC0TM=1	Low Power or Convert	Track	Convert		Low Power Mode
Ś	SAR Clocks			4 5 6 7 8 9 10 11 12 13 14 15 1	6	
	ADC0TM=0	Track or Convert		Convert		Track



5.2.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different MUX or PGA selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 5.4 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (*SA*) may be approximated by Equation 5.1. When measuring the Temperature Sensor output, R_{TOTAL} reduces to R_{MUX} . An absolute minimum settling time of 1.5 µs is required after any MUX or PGA selection. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements.

Equation 5.1. ADC0 Settling Time Requirements

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL}C_{SAMPLE}$$

Where:


SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds R_{TOTAL} is the sum of the ADC0 MUX resistance and any external source resistance.


n is the ADC resolution in bits (12).

Figure 5.4. ADC0 Equivalent Input Circuits









C8051F120/1/2/3

C8051F124/5/6/7



Figure 5.5. AMX0CF: AMUX0 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	AIN67IC	AIN45IC	AIN23IC	AIN01IC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits7-4:	UNUSED. Re	ead = 0000b	; Write = dor	i't care.				
Bit3:	AIN67IC: AI	N0.6, AIN0	7 Input Pair	Configuratio	n Bit.			
	0: AIN0.6 and	d AIN0.7 ar	e independen	t single-ende	d inputs.			
	1: AIN0.6, A	N0.7 are (re	espectively) +	-, - differenti	al input pair.			
Bit2:	AIN45IC: AI	N0.4, AIN0	5 Input Pair	Configuratio	n Bit.			
	0: AIN0.4 and	d AIN0.5 ar	e independen	t single-ende	d inputs.			
	1: AIN0.4, A	N0.5 are (re	espectively) +	-, - differenti	al input pair.			
Bit1:	AIN23IC: AI	,		0				
	0: AIN0.2 and	d AIN0.3 ar	e independen	t single-ende	d inputs.			
	1: AIN0.2, A	N0.3 are (re	espectively) +	-, - differenti	al input pair.			
Bit0:	AIN01IC: AI	N0.0, AIN0	1 Input Pair	Configuration	n Bit.			
	0: AIN0.0 and	d AIN0.1 ar	e independen	t single-ende	d inputs.			
	1: AIN0.0, A	N0.1 are (re	espectively) +	-, - differenti	al input pair.			
NOTE:	-			ement format		~ .		



Figure 5.6. AMX0SL: AMUX0 Channel Select Register

	R/W	R/W	R/W	R/W	R/	W	R/W	R/W	R/W	Reset Valu
	-	-	-	-	AMX	0AD3 AM	X0AD2 AN	MX0AD1 A	MX0AD0	0000000
	Bit7	Bit6	Bit5	Bit4	Bi	it3	Bit2	Bit1	Bit0	
	3-0: A	MX0AD3-0	0: AMX0	0b; Write = Address Bit its selected j	s. per chart b	elow.	0			
						MX0AD3	-			
	-	0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
Bits 3-0	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
AMX0CF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
AMC	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR

C8051F120/1/2/3

C8051F124/5/6/7



Figure 5.7. ADC0CF: ADC0 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AMP0GN2	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits7-3:	AD0SC4-0: A	DC0 SAR C	Conversion C	lock Period	Bits.			
	The SAR Con	version cloc	k is derived	from system	clock by the	following e	quation, whe	re AD0SC
	refers to the 5			•	•	-	÷ .	
	(Note: the AD							
	AD0SC =	$\frac{SYSCL}{2 \times CLK_S}$	$\frac{K}{SAR0} - 1$		(AD0S	<i>C</i> > 00000)b)	
	When the AD tate faster AD		-			ı clock is eq	ual to SYSCI	LK to facili
	AMP0GN2-0	: ADC0 Inter	rnal Amplifie	er Gain (PG.	A).			
Bits2-0:	000: Gain = 1		_					
	000. Gall – 1							
	000: Gain = 1 001: Gain = 2							
	001: Gain = 2							
	001: Gain = 2 010: Gain = 4							



Figure 5.8. ADC0CN: ADC0 Control Register

SFR Page: SFR Addres	0 s: 0xE8	(bit address	able)							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
AD0EN	AD0TM	AD0INT A	D0BUSY	AD0CM1	AD0CM0	AD0WINT	AD0LJS	Т 00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
Bit7:	AD0EN: AD0	CO Enchla Di	+							
DII/.	0: ADC0 Disa			ower shutde						
	1: ADC0 Enal		-			าทร				
Bit6:	AD0TM: AD			a ready for		5115.				
Dito.	0: When the A			z is continuc	ous unless a co	onversion is ir	process.			
	1: Tracking D			-						
Bit5:	AD0INT: AD	•			Flag.					
	This flag mus		-	-	e					
	0: ADC0 has				ce the last tin	ne this flag wa	s cleared.			
	1: ADC0 has					-				
Bit4:	AD0BUSY: A	DC0 Busy E	Bit.							
	Read:									
	0: ADC0 Con				is not current	tly in progress	. AD0INT	is set to		
	logic 1 on the falling edge of AD0BUSY.									
	1: ADC0 Con	version is in	progress.							
	Write:									
	0: No Effect.			~ ~ ~ ~ ~						
	1: Initiates AI									
Bits3-2:	AD0CM1-0: A		of Conversi	on Mode Se	lect.					
	If $AD0TM = 0$					IGN				
	00: ADC0 con 01: ADC0 con					JS Y.				
						STDU				
	10: ADC0 conversion initiated on rising edge of external CNVSTR0.11: ADC0 conversion initiated on overflow of Timer 2.									
	If $ADC0 cold If AD0TM =$				lici 2.					
	00: Tracking s		e write of '	1' to AD0B	USY and lasts	s for 3 SAR cl	ocks, follo	wed by con-		
	version.		~		11					
	01: Tracking s									
	10: ADC0 tra	cks only whe	n CNVSTI	R0 input is lo	ogic low; con	version starts	on rising C	NVSTR0		
	edge.			.f.т:		CAD alsolar (Se 11 e ser e al 1e e			
Bit1:	11: Tracking s AD0WINT: A					SAR CIOCKS, I	ollowed by	conversion.		
DILL	This bit must		-	e interrupt r	lag.					
	0: ADC0 Win	•		match has no	ot occurred si	nce this flag w	vas last clea	ared		
	1: ADC0 Win	-				nee uns nag w		iicu.		
Bit0:	AD0LJST: AI	-			ourrou.					
	0: Data in AD		•		tified.					

C8051F120/1/2/3

C8051F124/5/6/7



Figure 5.9. ADC0H: ADC0 Data Word MSB Register




Figure 5.10. ADC0L: ADC0 Data Word LSB Register

					R/W	Reset Value
						00000000
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	Bit5	Bit5 Bit4	Bit5 Bit4 Bit3	Bit5 Bit4 Bit3 Bit2	Bit5 Bit4 Bit3 Bit2 Bit1	Bit5 Bit4 Bit3 Bit2 Bit1 Bit0



Figure 5.11. ADC0 Data Word Example

ADC0H[3:0]:ADC0L[_	s as follows: ential reading, otherwise =
ADC0H[7:0]:ADC0L[(ADC0L[3:0]			
	Word Conversion Map, $0x00$, AMX0SL = $0x00$		Ended Mode
AIN0.0-AGND	ADC0H:ADC0L	ADC0H:ADC0L	1
(Volts)	(AD0LJST = 0)	(AD0LJST = 1)	
VREF * (4095/4096)	0x0FFF	0xFFF0	
VREF / 2	0x0800	0x8000	
VREF * (2047/4096)	0x07FF	0x7FF0	
0	0x0000	0x0000	
(AMX0CF =	Word Conversion Map, 0x01, AMX0SL = 0x00)		tial Input Pair
AIN0.0-AIN0.1	ADC0H:ADC0L	ADC0H:ADC0L	
(Volts)	(AD0LJST = 0)	(AD0LJST = 1)	
VREF * (2047/2048)	0x07FF	0x7FF0	
VREF / 2	0x0400	0x4000	
VREF * (1/2048)	0x0001	0x0010	
0	0x0000	0x0000	
	0-EEEE (14)	0xFFF0	1
-VREF * (1/2048)	0xFFFF (-1d)	UXFFFU	

For AD0LJST = 0:

-VREF / 2 -VREF

 $Code = Vin \times \frac{Gain}{VREF} \times 2^n$; 'n' = 12 for Single-Ended; 'n'=11 for Differential.

0xC000

0x8000

0xFC00 (-1024d)

0xF800 (-2048d)



5.3. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 62. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

Figure 5.12. ADC0GTH: ADC0 Greater-Than Data High Byte Register




Figure 5.13. ADC0GTL: ADC0 Greater-Than Data Low Byte Register






Figure 5.14. ADC0LTH: ADC0 Less-Than Data High Byte Register




Figure 5.15. ADC0LTL: ADC0 Less-Than Data Low Byte Register






Figure 5.16. 12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data

Input Voltage (AD0.0 - AGND)	ADC Data Word		Input Voltage (AD0.0 - AGND)	ADC Data Word	
REF x (4095/4096)	0x0FFF	AD0WINT not affected	REF x (4095/4096)	0x0FFF	AD0WINT=1
	0x0201			0x0201	
REF x (512/4096)	0x0200	ADC0LTH:ADC0LTL	REF x (512/4096)	0x0200	ADC0GTH:ADC0GTL
	0x01FF 0x0101	AD0WINT=1		0x01FF 0x0101	AD0WINT not affected
REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL	REF x (256/4096)	0x0100	ADC0LTH:ADC0LTL
0	0x00FF 0x0000	AD0WINT not affected	0	0×00FF 0×0000	AD0WINT=1
	0LTL = 0x020 0GTL = 0x01 Conversion v Interrupt (A	00, 00. will cause an ADC0 D0WINT = '1') if	Given: AMX0SL = 0x00, AD0LJST = '0', ADC0LTH:ADC0 ADC0GTH:ADC0 An ADC0 End of 0 Window Compare the resulting ADC0 < 0x0100.	LTL = 0x010 GTL = 0x020 Conversion w Interrupt (Al	00, 00. vill cause an ADC0 D0WINT = '1') if



Figure 5.17. 12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data

Input Voltage (AD0.0 - AD0.1)	ADC Data Word		Input Voltage (AD0.0 - AD0.1)	ADC Data Word	
REF x (2047/2048)	0x07FF	AD0WINT not affected	REF x (2047/2048)	0x07FF	AD0WINT=1
	0x0101			0x0101	
REF x (256/2048)	0x0100	ADC0LTH:ADC0LTL	REF x (256/2048)	0x0100	ADC0GTH:ADC0GTL
	0x00FF	ADOWINT=1		0x00FF	ADOWINT
	0x0000			0x0000	not affected
REF x (-1/2048)	0xFFFF	ADC0GTH:ADC0GTL	REF x (-1/2048)	0xFFFF	ADC0LTH:ADC0LTL
-REF	0xFFFE 0xF800	AD0WINT not affected	-REF	0xFFFE 0xF800	> AD0WINT=1
	DLTL = 0x010 DGTL = 0xFF Conversion Interrupt (A 20 Data Word	D0, FFF. will cause an ADC0 D0WINT = '1') if $1 ext{ is } < 0x0100 ext{ and }$	Given: AMX0SL = $0x00$, AD0LJST = '0', ADC0LTH:ADC0I ADC0GTH:ADC00 An ADC0 End of C Window Compare the resulting ADC0 > $0x0100$. (In two's 0xFFFF = -1.)	LTL = 0xFFF GTL = 0x01(Conversion w Interrupt (AI) Data Word	FF, 00. vill cause an ADC0 D0WINT = '1') if is < 0xFFFF or



Figure 5.18. 12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data

Input Voltage (AD0.0 - AGND)	ADC Data Word	_	Input Voltage (AD0.0 - AGND)	ADC Data Word	
REF x (4095/4096)	0xFFF0	AD0WINT not affected	REF x (4095/4096)	0xFFF0	AD0WINT=1
	0x2010			0x2010	J
REF x (512/4096)	0x2000	ADC0LTH:ADC0LTL	REF x (512/4096)	0x2000	ADC0GTH:ADC0GTL
	0x1FF0	AD0WINT=1		0x1FF0	AD0WINT
	0x1010	ADOWINT-T		0x1010	not affected
REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL	REF x (256/4096)	0x1000	ADC0LTH:ADC0LTL
	0x0FF0	AD0WINT not affected		0x0FF0	ADOWINT=1
0	0x0000		0	0x0000	
	DLTL = 0x200 DGTL = 0x100 Conversion v Interrupt (A	00, 00. will cause an ADC0 D0WINT = '1') if	Given: AMX0SL = 0x00, AD0LJST = '1' ADC0LTH:ADC01 ADC0GTH:ADC00 An ADC0 End of C Window Compare the resulting ADC0 > 0x2000.	LTL = 0x100 GTL = 0x200 Conversion w Interrupt (Al	0,)0. vill cause an ADC0 D0WINT = '1') if



Figure 5.19. 12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data

Input Voltage (AD0.0 - AD0.1)	ADC Data Word			ut Voltage .0 - AD0.1)	ADC Data Word		
REF x (2047/2048)	0x7FF0		REF x	(2047/2048)	0x7FF0		
		AD0WINT not affected				ADOWINT=1	
	0x1010				0x1010		
REF x (256/2048)	0x1000	ADC0LTH:ADC0LTL	REF x	(256/2048)	0x1000	ADC0GTH:ADC0GTL	
	0x0FF0	AD0WINT=1			0x0FF0	ADOWINT	
	0x0000	ADOWINT-T			0x0000	not affected	
REF x (-1/2048)	0xFFF0	ADC0GTH:ADC0GTL	REF	x (-1/2048)	0xFFF0	ADC0LTH:ADC0LTL	
	0xFFE0	AD0WINT not affected			0xFFE0	AD0WINT=1	
-REF	0x8000			-REF	0x8000	J	
	DLTL = 0x100 DGTL = 0xFF Conversion v Interrupt (A C0 Data Word	D0, F0. will cause an ADC0 D0WINT = '1') if is $< 0x1000$ and	Given: AMX0SL = 0x00, AMX0CF = 0x01, AD0LJST = '1', ADC0LTH:ADC0LTL = 0xFFF0, ADC0GTH:ADC0GTL = 0x1000. An ADC0 End of Conversion will cause an AL $(-1)'$ if Window Compare Interrupt (AD0WINT = '1')				



Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F120/1/4/5)

VDD = 3.0V, AV+ = 3.0V, VREF = 2.40V (REFBE=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY				II	
Resolution			12		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error			-3±1		LSB
Full Scale Error	Differential mode		-7±3		LSB
Offset Temperature Coefficient			±0.25		ppm/°C
DYNAMIC PERFORMANCE (10	0 kHz sine-wave input, 0 to 1 dB b	elow Full	Scale, 10	0 ksps	
Signal-to-Noise Plus Distortion		66			dB
Total Harmonic Distortion	Up to the 5 th harmonic		-75		dB
Spurious-Free Dynamic Range			80		dB
CONVERSION RATE			1		
SAR Clock Frequency				2.5	MHz
Conversion Time in SAR Clocks		16			clocks
Track/Hold Acquisition Time		1.5			μs
Throughput Rate				100	ksps
ANALOG INPUTS					
Input Voltage Range	Single-ended operation	0		VREF	V
*Common-mode Voltage Range	Differential operation	AGND		AV+	V
Input Capacitance			10		pF
TEMPERATURE SENSOR	-		•		
Linearity	Note 1		±0.2		°C
Gain	Note 2		2.86 ±0.034		mV / °C
Offset	Note 1, Note 2, (Temp = $0 \circ C$)		776 ±8.5		mV
POWER SPECIFICATIONS		I	L	I	
Power Supply Current (AV+ sup- plied to ADC)	Operating Mode, 100 ksps		450	900	μA
Power Supply Rejection			±0.3		mV/V


Note 1: Includes ADC offset, gain, and linearity variations.

Note 2: Represents one standard deviation from the mean.



6. ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY)

The ADC0 subsystem for the C8051F122/3/6/7 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 6.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 6.1. The voltage reference used by ADC0 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 for C8051F120/2/4/6 devices, or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for C8051F121/3/5/7 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





6.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-chip temperature sensor (temperature transfer function is shown in Figure 6.2). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 6.6), and the Configuration register AMX0CF (Figure 6.5). The table in Figure 6.6 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 6.7). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.

C8051F120/1/2/3 C8051F124/5/6/7



The Temperature Sensor transfer function is shown in Figure 6.2. The output voltage (V_{TEMP}) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.




Figure 6.2. Typical Temperature Sensor Transfer Function



6.2. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the system clock divided by the value held in the ADCSC bits of register ADC0CF.

6.2.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD0BUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in Figure 6.11) depending on the programmed state of the AD0LJST bit in the ADC0CN register.

When initiating conversions by writing a '1' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a '0' to AD0INT;Step 2. Write a '1' to AD0BUSY;Step 3. Poll AD0INT for '1';Step 4. Process ADC0 data.


When CNVSTR0 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "19. PORT INPUT/OUTPUT" on page 215 for more details on Port I/O configuration).




6.2.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 6.3). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "6.2.3. Settling Time Requirements" on page 71).









6.2.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different MUX or PGA selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 6.4 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (*SA*) may be approximated by Equation 6.1. When measuring the Temperature Sensor output, R_{TOTAL} reduces to R_{MUX} . An absolute minimum settling time of 1.5 µs is required after any MUX or PGA selection. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements.

Equation 6.1. ADC0 Settling Time Requirements

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL}C_{SAMPLE}$$

Where:


SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds R_{TOTAL} is the sum of the ADC0 MUX resistance and any external source resistance.


n is the ADC resolution in bits (10).

Figure 6.4. ADC0 Equivalent Input Circuits









C8051F120/1/2/3

C8051F124/5/6/7



Figure 6.5. AMX0CF: AMUX0 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	-	AIN67IC	AIN45IC	AIN23IC	AIN01IC	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	<u>i</u>			
Bits7-4:	UNUSED. Re	ad = 0000b	; Write = don	't care.							
Bit3:	AIN67IC: AI	N0.6, AIN0.	7 Input Pair	Configuratio	n Bit.						
	0: AIN0.6 and	d AIN0.7 are	e independen	t single-ende	d inputs.						
	1: AIN0.6, Al	N0.7 are (re	espectively) +	-, - differenti	al input pair.						
Bit2:	AIN45IC: AI	N0.4, AIN0.	5 Input Pair	Configuratio	n Bit.						
	0: AIN0.4 and	d AIN0.5 are	e independen	t single-ende	d inputs.						
	1: AIN0.4, Al	N0.5 are (re	espectively) +	-, - differenti	al input pair.						
Bit1:	AIN23IC: AI	· ·		0							
		0: AIN0.2 and AIN0.3 are independent single-ended inputs.									
	1: AIN0.2, Al	N0.3 are (re	espectively) +	-, - differenti	al input pair.						
Bit0:	AIN01IC: AI	· ·		0							
	0: AIN0.0 and	d AIN0.1 are	e independen	t single-ende	d inputs.						
	1: AIN0.0, Al	N0.1 are (re	espectively) +	-, - differenti	al input pair.						
							as differentia				



Figure 6.6. AMX0SL: AMUX0 Channel Select Register

	R/W	R/W	R/W	R/W	R/	W	R/W	R/W	R/W	Reset Valu
	-	-	-	-	AMX	0AD3 AM	X0AD2 AN	MX0AD1 A	MX0AD0	0000000
	Bit7	Bit6	Bit5	Bit4	Bi	it3	Bit2	Bit1	Bit0	
	3-0: A	MX0AD3-0	0: AMX0	0b; Write = Address Bit its selected j	s. per chart b	elow.				
					A	MX0AD3	-0			
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
Bits 3-0	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
AMXUCF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
AM	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR

C8051F120/1/2/3

C8051F124/5/6/7



Figure 6.7. ADC0CF: ADC0 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0SC-	4 AD0SC3	AD0SC2	AD0SC1	AD0SC0	AMP0GN2	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits7-3:	AD0SC4-0: A	DC0 SAR (Conversion (lock Period	Bits			
Dito/ 5.	SAR Convers					wing equation	on, where Al	D0SC refer
	to the 5-bit va			•	•			
	ADC0 SAR C							n (11010: 11
	indeo brinee		noek should	ee less man	of equal to 2.	<i>o</i> witi <i>z)</i> .		
	AD0SC =	$\frac{SYSCL}{2 \times CLK_S}$	$\frac{K}{SAR0} - 1$		(AD0S	<i>C</i> > 00000)b)	
	When the AD tate faster AD		1	· · · · · · · · · · · · · · · · · · ·		n clock is eq	ual to SYSC	LK to facil
Bits2-0:	AMP0GN2-0	: ADC0 Inte	rnal Amplifi	er Gain (PG.	A).			
	000: Gain = 1							
	001: Gain = 2							
	010: Gain = 4							
	011: Gain = 8							
	10x: Gain = 1	6						



Figure 6.8. ADC0CN: ADC0 Control Register

SFR Page: SFR Addre	0 ss: 0xE8	(bit addressa	able)								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0E1	N AD0TM	AD0INT A	D0BUSY	AD0CM1	AD0CM0	AD0WINT	AD0LJST	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_			
Bit7:	AD0EN: AD0	C0 Enable Bit	-								
	0: ADC0 Disa	bled. ADC0	is in low-p	ower shutdo	own.						
	1: ADC0 Enal	oled. ADC0 i	s active an	d ready for	data conversi	ons.					
Bit6:	AD0TM: AD0	C Track Mod	e Bit.								
	0: When the A	DC is enable	ed, tracking	g is continuo	ous unless a c	onversion is in	process.				
	1: Tracking D	efined by AD	CM1-0 bit	s.							
Bit5:	AD0INT: AD				Flag.						
	This flag must										
	0: ADC0 has a				ce the last tin	ne this flag wa	s cleared.				
	1: ADC0 has o			sion.							
Bit4:	AD0BUSY: A	DC0 Busy B	it.								
	Read:										
	0: ADC0 Con				is not curren	tly in progress	. AD0INT i	s set to			
	logic 1 on the			SY.							
	1: ADC0 Con	version is in j	progress.								
	Write: 0: No Effect										
	0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1.0 = 00h										
	1: Initiates ADC0 Conversion if AD0CM1-0 = 00b.										
Bits3-2:	AD0CM1-0: ADC0 Start of Conversion Mode Select.										
	If $AD0TM = 0$:										
	00: ADC0 conversion initiated on every write of '1' to AD0BUSY. 01: ADC0 conversion initiated on overflow of Timer 3.										
						STDO					
	10: ADC0 cor 11: ADC0 cor					51K0.					
	If $ADC0 cold If AD0TM = 1$				liei 2.						
	00: Tracking s		write of '	1' to AD0B	USY and last	s for 3 SAR cl	ocks, follow	ved by con-			
	version.										
	01: Tracking s	started by the	overflow of	of Timer 3 a	nd lasts for 3	SAR clocks, f	followed by	conversion.			
	10: ADC0 trac	cks only when	n CNVSTF	R0 input is 1	ogic low; con	version starts	on rising Cl	NVSTR0			
	edge.										
	-					SAR clocks, f	followed by	conversion.			
Bit1:	AD0WINT: A			e Interrupt F	lag.						
	This bit must										
	0: ADC0 Win					nce this flag w	vas last clear	red.			
	1: ADC0 Win	-		natch has o	curred.						
Bit0:	AD0LJST: AI		•								
	0: Data in AD										
	1: Data in AD	C0H:ADC0L	registers a	are left-justi	fied.						

C8051F120/1/2/3

C8051F124/5/6/7



Figure 6.9. ADC0H: ADC0 Data Word MSB Register




Figure 6.10. ADC0L: ADC0 Data Word LSB Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
]	ADC0 Data W For AD0LJST For AD0LJST	= 0: Bits 7-	0 are the low	•••••••••		co Dula III		will alway



Figure 6.11. ADC0 Data Word Example

ADC0H[1:0]:ADC0L[s as follows: ential reading, otherwise =
ADC0H[7:0]:ADC0L[(ADC0L[5:0]			
(AMX0CF =	Word Conversion Map, 2000 , 2000 , 2000 , 2000	r C	Ended Mode
AIN0.0-AGND (Volts)	ADC0H:ADC0L $(AD0LJST = 0)$	ADC0H:ADC0L $(AD0LJST = 1)$	
VREF * (1023/1024)	0x03FF	0xFFC0	
VREF / 2	0x0800	0x8000	-
VREF * (511/1024)	0x01FF	0x7FC0	
0	0x0000	0x0000	
1	Word Conversion Map, 2000 Word, AMX0SL = $0x00$		ntial Input Pair
AIN0.0-AIN0.1	ADC0H:ADC0L	ADC0H:ADC0L	
(Volts)	(AD0LJST = 0)	(AD0LJST = 1)	J
VREF * (511/512)	0x01FF	0x7FC0	
VREF / 2	0x0100	0x4000	
VREF * (1/512)	0x0001	0x0040	
0	0x0000	0x0000	
-VREF * (1/512)	0xFFFF (-1d)	0xFFC0	1
	omini (iu)	0/11/00	
-VREF / 2	0xFF00 (-256d)	0xC000	

For AD0LJST = 0:

 $Code = Vin \times \frac{Gain}{VREF} \times 2^n$; 'n' = 10 for Single-Ended; 'n' = 9 for Differential.



6.3. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 80. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

Figure 6.12. ADC0GTH: ADC0 Greater-Than Data High Byte Register




Figure 6.13. ADC0GTL: ADC0 Greater-Than Data Low Byte Register






Figure 6.14. ADC0LTH: ADC0 Less-Than Data High Byte Register




Figure 6.15. ADC0LTL: ADC0 Less-Than Data Low Byte Register






Figure 6.16. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data

Input Voltage (AD0.0 - AGND)	ADC Data Word		Input Voltage (AD0.0 - AGND)	ADC Data Word	
REF x (1023/1024)	0x03FF	ADWINT not affected	REF x (1023/1024)	0x03FF	ADWINT=1
	0x0201			0x0201)
REF x (512/1024)	0x0200	ADC0LTH:ADC0LTL	REF x (512/1024)	0x0200	ADC0GTH:ADC0GTL
	0x01FF	ADWINT=1		0x01FF	ADWINT
	0x0101	ADWINT-1		0x0101	not affected
REF x (256/1024)	0x0100	ADC0GTH:ADC0GTL	REF x (256/1024)	0x0100	ADC0LTH:ADC0LTL
0	0x00FF 0x0000	ADWINT not affected	0	0x00FF 0x0000	ADWINT=1
Given:		0.00	Given:		0.00
AMX0SL = 0x00, $AD0LJST = '0',$	AMX0CF =	0x00	AMX0SL = 0x00, $AD0LJST = '0',$	AMX0CF =	0x00,
ADC0LTH:ADC0	TTI = 0x020	00	ADC0LTH:ADC0	TI = 0x010	0
ADC0GTH:ADC0		,	ADC0GTH:ADC0		·
		will cause an ADC0			vill cause an ADC0
		DOWINT = (1) if	Window Compare	Interrupt (Al	DOWINT = (1) if
the resulting ADC $> 0x0100$.	· ·	-	the resulting ADC $< 0x0100$.	· ·	· · · · · · · · · · · · · · · · · · ·



Figure 6.17. 10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data

Input Voltage (AD0.0 - AD0.1)	ADC Data Word		Input Voltage (AD0.0 - AD0.1)	ADC Data Word		
REF x (511/512)	0x01FF	ADWINT not affected	REF x (511/512)	0x01FF	ADWINT=1	
	0x0101			0x0101	J	
REF x (256/512)	0x0100	ADC0LTH:ADC0LTL	REF x (256/512)	0x0100	ADC0GTH:ADC0GTL	
	0x00FF	ADWINT=1		0x00FF	ADWINT	
	0x0000	ADWINT-T		0x0000	not affected	
REF x (-1/512)	0xFFFF	ADC0GTH:ADC0GTL	REF x (-1/512)	0xFFFF	ADC0LTH:ADC0LTL	
	0xFFFE	ADWINT		0xFFFE	ADWINT=1	
<u>-REF</u>	0xFE00	not affected	<u></u>	0xFE00	ļ	
Given: AMX0SL = 0x00 AD0LJST = '0', ADC0LTH:ADC0 ADC0GTH:ADC0	0LTL = 0x010 0GTL = 0xFF	00, FFF.	Given: AMX0SL = 0x00, AD0LJST = '0', ADC0LTH:ADC01 ADC0GTH:ADC0	LTL = 0xFFF $GTL = 0x010$	FF, 00.	
	e Interrupt (A C0 Data Word		An ADC0 End of Conversion will cause an ADC0 Window Compare Interrupt (AD0WINT = '1') if the resulting ADC0 Data Word is < 0xFFFF or > 0x0100. (In two's-complement math, 0xFFFF = -1.)			



Figure 6.18. 10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data

Input Voltage (AD0.0 - AGND)	ADC Data Word	_	Input Voltage (AD0.0 - AGND)	ADC Data Word	
REF x (1023/1024)	0xFFC0	ADWINT not affected	REF x (1023/1024)	0xFFC0	ADWINT=1
	0x8040			0x8040	J
REF x (512/1024)	0x8000		REF x (512/1024)	0x8000	ADC0GTH:ADC0GTL
	0x7FC0	ADWINT=1		0x7FC0	ADWINT not affected
	0x4040	/		0x4040	+
REF x (256/1024)	0x4000	ADC0GTH:ADC0GTL	REF x (256/1024)	0x4000	ADC0LTH:ADC0LTL
0	0x3FC0 0x0000	ADWINT not affected	0	0x3FC0 0x0000	> ADWINT=1
		J			
	DLTL = 0x200 DGTL = 0x10 Conversion v Interrupt (A	00, 00. will cause an ADC0 D0WINT = '1') if	Given: AMX0SL = 0x00, AD0LJST = '1' ADC0LTH:ADC00 ADC0GTH:ADC00 An ADC0 End of C Window Compare the resulting ADC0 > 0x2000.	LTL = 0x100 GTL = 0x200 Conversion w Interrupt (AI	0,)0. vill cause an ADC0 D0WINT = '1') if



Figure 6.19. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data

Input Voltage (AD0.0 - AD0.1)	ADC Data Word		Input Voltage (AD0.0 - AD0.1)	ADC Data Word	
REF x (511/512)	0x7FC0		REF x (511/512)	0x7FC0	
		ADWINT not affected			ADWINT=1
	0x2040			0x2040	
REF x (128/512)	0x2000	ADC0LTH:ADC0LTL	REF x (128/512)	0x2000	ADC0GTH:ADC0GTL
	0x1FC0	ADWINT=1		0x1FC0	ADWINT
	0x0000			0x0000	not affected
REF x (-1/512)	0xFFC0	ADC0GTH:ADC0GTL	REF x (-1/512)	0xFFC0	ADC0LTH:ADC0LTL
	0xFF80	ADWINT not affected		0xFF80	ADWINT=1
<u>-REF</u>	0x8000		<u>-REF</u>	0x8000	
	DLTL = 0x200 OGTL = 0xFF Conversion v Interrupt (A C0 Data Word	D0, CO. will cause an ADC0 D0WINT = '1') if 1 is < 0x2000 and	Given: AMX0SL = 0x00, AD0LJST = '1', ADC0LTH:ADC01 ADC0GTH:ADC00 An ADC0 End of 0 Window Compare the resulting ADC00 > 0x2000. (Two's-0)	LTL = 0xFFC GTL = 0x200 Conversion w Interrupt (AI) Data Word	C0, 00. vill cause an ADC0 D0WINT = '1') if is < 0xFFC0 or



Table 6.1. 10-Bit ADC0 Electrical Characteristics (C8051F122/3/6/7)

VDD = 3.0V, AV+ = 3.0V, VREF = 2.40V (REFBE=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY		I			
Resolution			10		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error			±0.5		LSB
Full Scale Error	Differential mode		-1.5±0.5		LSB
Offset Temperature Coefficient			±0.25		ppm/°C
DYNAMIC PERFORMANCE (1	0 kHz sine-wave input, 0 to 1 dB k	pelow Full S	scale, 100	ksps	
Signal-to-Noise Plus Distortion		59			dB
Total Harmonic Distortion	Up to the 5 th harmonic		-70		dB
Spurious-Free Dynamic Range			80		dB
CONVERSION RATE					
SAR Clock Frequency				2.5	MHz
Conversion Time in SAR Clocks		16			clocks
Track/Hold Acquisition Time		1.5			μs
Throughput Rate				100	ksps
ANALOG INPUTS		·			
Input Voltage Range	Single-ended operation	0		VREF	V
*Common-mode Voltage Range	Differential operation	AGND		AV+	V
Input Capacitance			10		pF
TEMPERATURE SENSOR					
Linearity	Note 1		±0.2		°C
Gain	Note 2		2.86 ±0.034		mV / °C
Offset	Note 1, Note 2, (Temp = $0 \circ C$)		776 ±8.5		mV
POWER SPECIFICATIONS					
Power Supply Current (AV+ sup- plied to ADC)	Operating Mode, 100 ksps		450	900	μΑ
Power Supply Rejection			±0.3		mV/V

Note 1: Includes ADC offset, gain, and linearity variations.

Note 2: Represents one standard deviation from the mean.



7. ADC2 (8-BIT ADC)

The ADC2 subsystem for the C8051F120/1/2/3/4/5/6/7 consists of an 8-channel, configurable analog multiplexer (AMUX2), a programmable gain amplifier (PGA2), and a 500 ksps, 8-bit successive-approximation-register ADC with integrated track-and-hold (see block diagram in Figure 7.1). The AMUX2, PGA2, and Data Conversion Modes are all configurable under software control via the Special Function Registers shown in Figure 7.1. The ADC2 subsystem (8-bit ADC, track-and-hold and PGA) is enabled only when the AD2EN bit in the ADC2 Control register (ADC2CN) is set to logic 1. The ADC2 subsystem is in low power shutdown when this bit is logic 0. The voltage reference used by ADC2 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 for C8051F120/2/4/6 devices, or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for C8051F121/3/5/7 devices.




Figure 7.1. ADC2 Functional Block Diagram

7.1. Analog Multiplexer and PGA

Eight ADC2 channels are available for measurement, as selected by the AMX2SL register (see Figure 7.5). The PGA amplifies the ADC2 output signal by an amount determined by the states of the AMP2GN2-0 bits in the ADC2 Configuration register, ADC2CF (Figure 7.6). The PGA can be software-programmed for gains of 0.5, 1, 2, or 4. Gain defaults to 0.5 on reset.

Important Note: AIN2 pins also function as Port 1 I/O pins, and must be configured as analog inputs when used as ADC2 inputs. To configure an AIN2 pin for analog input, set to '0' the corresponding bit in register P1MDIN. Port 1 pins selected as analog inputs are skipped by the Digital I/O Crossbar. See Section "19.1.5. Configuring Port 1 Pins as Analog Inputs" on page 219 for more information on configuring the AIN2 pins.



7.2. ADC2 Modes of Operation

ADC2 has a maximum conversion speed of 500 ksps. The ADC2 conversion clock (SAR2 clock) is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register. The maximum ADC2 conversion clock is 7.5 MHz.

7.2.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2CM2-0) in ADC2CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD2BUSY bit of ADC2CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR2;
- 4. A Timer 2 overflow (i.e. timed continuous conversions);

5. Writing a '1' to the AD0BUSY of register ADC0CN (initiate conversion of ADC2 and ADC0 with a single software command).

During conversion, the AD2BUSY bit is set to logic 1 and restored to 0 when conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the interrupt flag in ADC2CN. Converted data is available in the ADC2 data word, ADC2.

When a conversion is initiated by writing a '1' to AD2BUSY, it is recommended to poll AD2INT to determine when the conversion is complete. The recommended procedure is:

- Step 1. Write a '0' to AD2INT; Step 2. Write a '1' to AD2BUSY;
- Step 3. Poll AD2INT for '1';
- Step 4. Process ADC2 data.


When CNVSTR2 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "19. PORT INPUT/OUTPUT" on page 215 for more details on Port I/O configuration).

7.2.2. Tracking Modes

The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1, ADC2 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 signal is used to initiate conversions in low-power track-ing mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.2). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power Track-and-Hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in Section "7.2.3. Settling Time Requirements" on page 88.




Figure 7.2. ADC2 Track and Conversion Example Timing



A. ADC Timing for External Trigger Source





C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



7.2.3. Settling Time Requirements

When the ADC2 input configuration is changed (i.e., a different MUX or PGA selection), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC2 MUX resistance, the ADC2 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 7.3 shows the equivalent ADC2 input circuit. The required ADC2 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. Note: An absolute minimum settling time of 800 ns required after any MUX selection. Note that in low-power tracking mode, three SAR2 clocks are used for tracking at the start of every conversion. For most applications, these three SAR2 clocks will meet the tracking requirements.

Equation 7.1. ADC2 Settling Time Requirements

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Where:


SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds R_{TOTAL} is the sum of the ADC2 MUX resistance and any external source resistance.

n is the ADC resolution in bits (8).

Figure 7.3. ADC2 Equivalent Input Circuit



Single-Ended Mode



Note: When the PGA gain is set to 0.5, $C_{SAMPLE} = 3 pF$



Figure 7.4. AMX2CF: AMUX2 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	-	PIN67IC	PIN45IC	PIN23IC	PIN01IC	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Bits7-4:	UNUSED. Re	ad = 0000b	; Write = don	't care.							
Bit3:	PIN67IC: AI	N2.6, AIN2.	7 Input Pair (Configuration	n Bit.						
	0: AIN2.6 and AIN2.7 are independent single-ended inputs.										
	1: AIN2.6 and	l AIN2.7 ar	e (respectivel	y) +, - differ	ential input p	air.					
Bit2:	PIN45IC: AI	N2.4, AIN2.	5 Input Pair (Configuration	n Bit.						
	0: AIN2.4 and AIN2.5 are independent single-ended inputs.										
	1: AIN2.4 and	AIN2.5 are	e (respectivel	y) +, - differ	ential input p	air.					
Bit1:	PIN23IC: AIN2.2, AIN2.3 Input Pair Configuration Bit.										
	0: AIN2.2 and AIN2.3 are independent single-ended inputs.										
	1: AIN2.2 and	AIN2.3 are	e (respectivel	y) +, - differ	ential input p	air.					
Bit0:	PIN01IC: AI	N2.0, AIN2.	1 Input Pair (Configuration	n Bit.						
	0: AIN2.0 and	1 AIN2.1 ar	e independen	t single-ende	d inputs.						
	1: AIN2.0 and	AIN2.1 are	e (respectivel	y) +, - differ	ential input p	air.					
NOTE:	The ADC2 Da	ata Word in	in 2's comple	mont format	for channels	configurad	an differenti	1			

C8051F120/1/2/3

C8051F124/5/6/7



Figure 7.5. AMX2SL: AMUX2 Channel Select Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	-	-	-	-		AMX2AD2	AMX2AD	I AMX2AD0	0000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	2-0: A	MX2AD2-0:	AMX2 Ad	b; Write = don ldress Bits. lected per cha					
					AMX	2AD2-0			
		000	001	010	011	100	101	110	111
	0000	AIN2.0	AIN2.1	AIN2.2	AIN2.3	AIN2.4	AIN2.5	AIN2.6	AIN2.7
	0001	+(AIN2.0) -(AIN2.1)		AIN2.2	AIN2.3	AIN2.4	AIN2.5	AIN2.6	AIN2.7
	0010	AIN2.0	AIN2.1	+(AIN2.2) -(AIN2.3)		AIN2.4	AIN2.5	AIN2.6	AIN2.7
	0011	+(AIN2.0) -(AIN2.1)		+(AIN2.2) -(AIN2.3)		AIN2.4	AIN2.5	AIN2.6	AIN2.7
	0100	AIN2.0	AIN2.1	AIN2.2	AIN2.3	+(AIN2.4) -(AIN2.5)		AIN2.6	AIN2.7
	0101	+(AIN2.0) -(AIN2.1)		AIN2.2	AIN2.3	+(AIN2.4) -(AIN2.5)		AIN2.6	AIN2.7
3-0	0110	AIN2.0	AIN2.1	+(AIN2.2) -(AIN2.3)		+(AIN2.4) -(AIN2.5)		AIN2.6	AIN2.7
Bits 3	0111	+(AIN2.0) -(AIN2.1)		+(AIN2.2) -(AIN2.3)		+(AIN2.4) -(AIN2.5)		AIN2.6	AIN2.7
AMX2CF Bits	1000	AIN2.0	AIN2.1	AIN2.2	AIN2.3	AIN2.4	AIN2.5	+(AIN2.6) -(AIN2.7)	
AMX	1001	+(AIN2.0) -(AIN2.1)		AIN2.2	AIN2.3	AIN2.4	AIN2.5	+(AIN2.6) -(AIN2.7)	
	1010	AIN2.0	AIN2.1	+(AIN2.2) -(AIN2.3)		AIN2.4	AIN2.5	+(AIN2.6) -(AIN2.7)	
	1011	+(AIN2.0) -(AIN2.1)		+(AIN2.2) -(AIN2.3)		AIN2.4	AIN2.5	+(AIN2.6) -(AIN2.7)	
	1100	AIN2.0	AIN2.1	AIN2.2	AIN2.3	+(AIN2.4) -(AIN2.5)		+(AIN2.6) -(AIN2.7)	
	1101	+(AIN2.0) -(AIN2.1)		AIN2.2	AIN2.3	+(AIN2.4) -(AIN2.5)		+(AIN2.6) -(AIN2.7)	
	1110	AIN2.0	AIN2.1	+(AIN2.2) -(AIN2.3)		+(AIN2.4) -(AIN2.5)		+(AIN2.6) -(AIN2.7)	
		+(AIN2.0)		+(AIN2.2)		+(AIN2.4)		+(AIN2.6)	



Figure 7.6. ADC2CF: ADC2 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD2SC4	AD2SC3	AD2SC2	AD2SC1	AD2SC0	-	AMP2GN1	AMP2GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
D:+-7 2.	AD2SC4-0: A	DCIEAD	Someronaion (leal-Daried I				
						1		D200
	SAR Convers			•	•	• •		
	to the 5-bit va	lue nela in F	AD25C4-0, a	na CLA giba	refers to the	e desired AD	Z SAK CIOC	k (inote: the
				5.11(2				
	ADC2 SAR C			5.11(2				
		Conversion C	lock should	5.11(2				
		Conversion C	lock should	5.11(2				
	ADC2 SAR C AD2SC =	Conversion C	lock should	5.11(2				
		$\frac{SYSCLK}{CLK_{SAR2}}$	clock should	be less than c				
Bit2:	AD2SC =	Conversion C $\frac{SYSCLK}{CLK_{SAR2}}$ ead = 0b; Wr	'lock should - 1 ite = don't ca	be less than c	or equal to			
Bit2: Bits1-0:	AD2SC = UNUSED. Re	Conversion C $\frac{SYSCLK}{CLK_{SAR2}}$ $cad = 0b; Wr$ $cad = 0b; Wr$	'lock should - 1 ite = don't ca	be less than c	or equal to			
Bit2: Bits1-0:	AD2SC = UNUSED. Re AMP2GN1-0	Conversion C $\frac{SYSCLK}{CLK_{SAR2}}$ $cad = 0b; Wr$ $cad = 0b; Wr$	'lock should - 1 ite = don't ca	be less than c	or equal to			
Bit2: Bits1-0:	AD2SC = UNUSED. Re AMP2GN1-0 00: Gain = 0.5	Conversion C $\frac{SYSCLK}{CLK_{SAR2}}$ $cad = 0b; Wr$ $cad = 0b; Wr$	'lock should - 1 ite = don't ca	be less than c	or equal to			

C8051F120/1/2/3

C8051F124/5/6/7



Figure 7.7. ADC2CN: ADC2 Control Register

SFR Page:	2							
SFR Addres	ss: 0xE8	(bit address	sable)					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD2E1	N AD2TM	AD2INT	AD2BUSY	AD2CM2	AD2CM1	AD2CM0	AD2WINT	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bit7:	ADOENLAD	C2 Encluie	2:4					
BIL/:	AD2EN: AD		2 is in low-po	war shutd	011/12			
			2 is in low-po 2 is active and			ions		
Bit6:	AD2TM: AI			i icady ioi		510115.		
Dito.				is enabled	tracking is c	ontinuous un	less a convers	ion is in pro-
	cess.	uon mouo.		is chuored,	trucking is e	in and an		ion io in pro
		er Track Mo	de: Tracking	Defined by	AD2CM2-0) bits (see bel	ow).	
Bit5:	-		sion Complet	•				
			l by software.	-	C			
	0: ADC2 has	not comple	ted a data cor	version sin	nce the last ti	me this flag v	was cleared.	
	1: ADC2 has	completed a	a data conver	sion.				
Bit4:	AD2BUSY:	ADC2 Busy	Bit.					
	Read:							
					n is not curre	ntly in progre	ss. AD2INT i	s set to
	0	0 0	e of AD2BU	SY.				
	1: ADC2 Co	nversion is i	n progress.					
	Write: 0: No Effect.							
			rsion if AD20	$^{-1}M2 0 - 0$	005			
Bits3-1:			of Conversion					
D105-11	AD2CM2=0 AD2TM = 0		of conversion		01001.			
			nitiated on ev	erv write o	of '1' to AD2	BUSY.		
			nitiated on ov	•				
	010: ADC2 o	conversion in	nitiated on ris	ing edge o	f external CN	NVSTR2.		
			nitiated on ov					
				ite of '1' to	o AD0BUSY	(synchronize	ed with ADC) software-
	commanded).					
	AD2TM = 1							
		g initiated of	n write of 'l'	to AD2BU	JSY and lasts	s 3 SAR2 clo	cks, followed	by conver-
	sion.			т		D2 als also fo		
							ollowed by con rts on rising (
	edge.	Iacks only v		K2 mput is	s logic low, c	onversion sta	its on fising C	.IN V 51 K2
	-	g initiated or	n overflow of	Timer 2 a	nd lasts 3 SA	R2 clocks. fo	ollowed by con	nversion
							cks, followed	
	sion.	0					-,	, <u></u>
Bit0:		ADC2 Wind	low Compare	Interrupt I	Flag.			
	This bit mus			-				
		1				since this flag	was last clea	red.
	1: ADC2 Wi	ndow Comp	arison Data n	natch has o	ccurred.			



Figure 7.8. ADC2: ADC2 Data Word Register




Figure 7.9. ADC2 Data Word Example

	ADC2	
VREF * (255/256)	0xFF	-
VREF * (128/256)	0x80	7
VREF * (64/256)	0x40	7
0	0x00	1
8-bit ADC Data Word Example: ADC2 Data V	appears in the ADC2	2 Data Word Register as follows: Differential AIN2.0-AIN2.1 Input
8-bit ADC Data Word Example: ADC2 Data V (AMX2CF = 0 AIN2.0-AIN2.1	l appears in the ADC Word Conversion Map,	Differential AIN2.0-AIN2.1 Input
8-bit ADC Data Word Example: ADC2 Data V (AMX2CF = (AIN2.0-AIN2.1 (Volts)	appears in the ADC2 Word Conversion Map, 0x01; AMX2SL = 0x00	Differential AIN2.0-AIN2.1 Input
8-bit ADC Data Word Example: ADC2 Data V (AMX2CF = (AIN2.0-AIN2.1 (Volts)	appears in the ADC2 Word Conversion Map, 0x01; AMX2SL = 0x00 ADC2	Differential AIN2.0-AIN2.1 Input
8-bit ADC Data Word Example: ADC2 Data V (AMX2CF = (AIN2.0-AIN2.1 (Volts) VREF * (127/128)	appears in the ADC2 Word Conversion Map, 0x01; AMX2SL = 0x00 ADC2 0x7F	Differential AIN2.0-AIN2.1 Input
Example: ADC2 Data (AMX2CF = 0) AIN2.0-AIN2.1 (Volts) VREF * (127/128) VREF * (64/128)	appears in the ADC2 Word Conversion Map, 0x01; AMX2SL = $0x00ADC20x7F0x40$	Differential AIN2.0-AIN2.1 Input



7.3. ADC2 Programmable Window Detector

The ADC2 Programmable Window Detector continuously compares the ADC2 output to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in register ADC2CN) can also be used in polled mode. The ADC2 Greater-Than (ADC2GT) and Less-Than (ADC2LT) registers hold the comparison values. Example comparisons for Differential and Single-ended modes are shown in Figure 7.11 and Figure 7.10, respectively. Notice that the window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC2LT and ADC2GT registers.

7.3.1. Window Detector In Single-Ended Mode

Figure 7.10 shows two example window comparisons for Single-ended mode, with ADC2LT = 0x20 and ADC2GT = 0x10. Notice that in Single-ended mode, the codes vary from 0 to VREF*(255/256) and are represented as 8-bit unsigned integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2) is within the range defined by ADC2GT and ADC2LT (if 0x10 < ADC2 < 0x20). In the right example, and AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0x20). In the right example, (if ADC2 < 0x10 or ADC2 > 0x20).




Figure 7.10. ADC2 Window Compare Examples, Single-Ended Mode



7.3.2. Window Detector In Differential Mode

Figure 7.11 shows two example window comparisons for differential mode, with ADC2LT = 0x10 (+16d) and ADC2GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from -VREF to VREF*(127/128) and are represented as 8-bit 2's complement signed integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2L) is within the range defined by ADC2GT and ADC2LT (if 0xFF (-1d) < ADC2 < 0x0F (16d)). In the right example, an AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0xFF (-1d) or ADC2 > 0x10 (+16d)).




Figure 7.11. ADC2 Window Compare Examples, Differential Mode

C8051F120/1/2/3

C8051F124/5/6/7



Figure 7.12. ADC2GT: ADC2 Greater-Than Data Byte Register




Figure 7.13. ADC2LT: ADC2 Less-Than Data Byte Register






Table 7.1. ADC2 Electrical Characteristics

VDD = 3.0 V, AV+ = 3.0 V, VREF2 = 2.40 V (REFBE=0), PGA gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY		I		II	
Resolution			8		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error			0.5±0.3		LSB
Full Scale Error	Differential mode		-1±0.2		LSB
Offset Temperature Coefficient			TBD		ppm/°C
DYNAMIC PERFORMANCE (1	0 kHz sine-wave input, 1 dB bel	ow Full Scal	e, 500 ksj	ps	
Signal-to-Noise Plus Distortion		TBD	47		dB
Total Harmonic Distortion	Up to the 5 th harmonic		51		dB
Spurious-Free Dynamic Range			52		dB
CONVERSION RATE					
SAR Clock Frequency				7.5	MHz
Conversion Time in SAR Clocks		8			clocks
Track/Hold Acquisition Time		800			ns
Throughput Rate				500	ksps
ANALOG INPUTS			1		
Input Voltage Range		0	1	VREF	V
Input Capacitance			5		pF
POWER SPECIFICATIONS		1		I I	
Power Supply Current (AV+ sup- plied to ADC2)	Operating Mode, 500 ksps		420	TBD	μΑ
Power Supply Rejection			±0.3		mV/V





8. DACS, 12-BIT VOLTAGE MODE


Each C8051F12x device includes two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1 μ A or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F120/2/4/6 devices) or the VREF pin (C8051F121/3/5/7 devices). Note that the VREF pin on C8051F121/3/5/7 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for more information on configuring the voltage reference for the DACs.

8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

8.1.1. Update Output On-Demand

In its default mode (DAC0CN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the high-byte of the DAC0 data register (DAC0H). It is important to note that writes to DAC0L are held, and have no effect on the DAC0 output until a write to DAC0H takes place. If writing a full 12-bit word to the DAC data registers, the 12-bit data word is written to the low byte (DAC0L) and high byte (DAC0H) data registers. Data is latched into DAC0 after





C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



a write to the corresponding DAC0H register, **so the write sequence should be DAC0L followed by DAC0H** if the full 12-bit resolution is required. The DAC can be used in 8-bit mode by initializing DAC0L to the desired value (typ-ically 0x00), and writing data to only DAC0H (also see Section 8.2 for information on formatting the 12-bit DAC data word within the 16-bit SFR space).

8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DAC0MD bits (DAC0CN.[4:3]) are set to '01', '10', or '11', writes to both DAC data registers (DAC0L and DAC0H) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the DAC0H:DAC0L contents are copied to the DAC input latches allowing the DAC output to change to the new value.

8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.

DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.



Figure 8.2. DAC0H: DAC0 High Byte Register





Figure 8.3. DAC0L: DAC0 Low Byte Register



C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



Figure 8.4. DAC0CN: DAC0 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
DAC0EN	- I	-	DAC0MD1	DAC0MD0	DAC0DF2	DAC0DF1	DAC0DF0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bit7:	DAC0EN: I	DAC0 Enable	e Bit.					
	0: DAC0 Di	sabled. DAC	C0 Output pin	is disabled; D	AC0 is in lo	w-power sh	utdown mod	e.
	1: DAC0 En	abled. DAC	0 Output pin i	s active; DAO	C0 is operati	onal.		
Bits6-5:	UNUSED. H	Read = $00b;$	Write $=$ don't	care.				
Bits4-3:	DAC0MD1-	-0: DAC0 M	ode Bits.					
	00: DAC ou	tput updates	occur on a wi	rite to DAC0I	H.			
	01: DAC ou	tput updates	occur on Tim	er 3 overflow	•			
	10: DAC ou	tput updates	occur on Tim	er 4 overflow				
	11: DAC ou	tput updates	occur on Tim	er 2 overflow	•			
Bits2-0:	DAC0DF2-): DAC0 Da	ta Format Bits	3:				
		U	ficant nibble o		Data Word is	in DAC0H[3:0], while the	ne least
-	sig		is in DAC0L.					
		DAC0H				DAC0	L	
		MSB						LSB
			ficant 5-bits of ts are in DAC		ata Word is	in DAC0H[4	4:0], while th	e least
		DAC0H				DAC0	L	
	Ν	4SB						LSB
		-	ficant 6-bits of		ata Word is	in DAC0H[:	5:0], while th	e least
	518	DACOH		<u>، ا</u>		DACO	[,	
	MSB	Dileon				Direo	LSB	
	III DB						LOD	
		U	ficant 7-bits of		ata Word is	in DAC0H[(5:0], while th	e least
	¥	DAC0H				DAC0	L	
М	SB					L	SB	
	1 1	I I	I I	1	1 1	1 1		
		0	ficant 8-bits of		ata Word is	in DAC0H['	7:0], while th	e least
	0	DAC0H				DAC0	L	
MSB						LSB		
LI			I	I	11			



Figure 8.5. DAC1H: DAC1 High Byte Register




Figure 8.6. DAC1L: DAC1 Low Byte Register






Figure 8.7. DAC1CN: DAC1 Control Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
DAC1EN	-	-	DAC1MD1	DAC1MD0	DAC1DF2	DAC1DF1	DAC1DF0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address: SFR Page:			
Bit7:	DAC1EN: D	AC1 Enable	Bit							
	0: DAC1 Disa	abled. DAC	1 Output pin	is disabled; I	OAC1 is in lo	ow-power sh	utdown mod	e.		
	1: DAC1 Ena									
Bits6-5:	UNUSED. Re	ad = 00b; V	Write = don't	care.						
	DAC1MD1-0									
	00: DAC outp									
	01: DAC outp									
	10: DAC outp									
	11: DAC outp DAC1DF2: D			ler 2 overnow	•					
DI132-0.	DACIDI 2. L		ronnat Dits.							
	000: The	most signifi	cant nibble c	of the DAC1 I	Data Word is	in DAC1H	3:0], while th	ne least		
		-	is in DAC1L			- 1],			
		DAC1H			DAC1L					
		MSB						LSB		
				•						
		-		f the DAC1 D	ata Word is	in DAC1H[4	4:0], while th	e least		
			s are in DAC	1L[7:1].						
		DAC1H	-			DAC1				
	MS	SB						LSB		
	010. The		and Chita a		ata Wandia		.01	- 1+		
		-	s are in DAC	f the DAC1 E	ata word is	IN DACIH[5:0], while th	e least		
		DAC1H		1L[7.2].		DAC1	[
	MSB	ACIII				DACI	LSB			
	M3D						LSD			
	011: The	most signifi	cant 7-bits o	f the DAC1 D	ata Word is	in DAC1H[5:01. while th	e least		
			s are in DAC			- 1])			
	I	DAC1H			DAC1L					
MS	В					L	SB			
	1 1			1 1						
	1xx: The	most signifi	cant 8-bits o	f the DAC1 D	ata Word is	in DAC1H['	7:0], while th	e least		
			s are in DAC	1L[7:4].						
DAC1H DAC1L						L				
MSB						LSB				



Table 8.1. DAC Electrical Characteristics

VDD = 3.0 V, $AV + = 3.0 V$, $VREF = 2.40 V$ ($REFBE = 0$), No Output Load unless otherwise specified
--

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
STATIC PERFORMANCE	1	1	1	1 1	
Resolution			12		bits
Integral Nonlinearity			±1.5		LSB
Differential Nonlinearity				±1	LSB
Output Noise	No Output Filter 100 kHz Output Filter 10 kHz Output Filter		250 128 41		μVrms
Offset Error	Data Word = $0x014$		±3	±30	mV
Offset Tempco			6		ppm/°C
Gain Error			±20	±60	mV
Gain-Error Tempco			10		ppm/°C
VDD Power Supply Rejection Ratio			-60		dB
Output Impedance in Shutdown Mode	DACnEN = 0		100		kΩ
Output Sink Current			300		μA
Output Short-Circuit Current	Data Word = $0xFFF$		15		mA
DYNAMIC PERFORMANCE	-				
Voltage Output Slew Rate	Load = 40pF		0.44		V/µs
Output Settling Time to 1/2 LSB	Load = 40pF, Output swing from code 0xFFF to 0x014		10		μs
Output Voltage Swing		0		VREF- 1LSB	V
Startup Time			10		μs
ANALOG OUTPUTS	•				
Load Regulation	$I_L = 0.01$ mA to 0.3mA at code 0xFFF		60		ppm
POWER CONSUMPTION (eac	h DAC)	I	I	1 1	
Power Supply Current (AV+ supplied to DAC)	Data Word = $0x7FF$		110	400	μA
		1	l	1	





Notes





9. VOLTAGE REFERENCE (C8051F120/2/4/6)

The voltage reference circuit offers full flexibility in operating the ADC and DAC modules. Three voltage reference input pins allow each ADC and the two DACs to reference an external voltage reference or the on-chip voltage reference output. ADC0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 9.1.

The internal voltage reference circuit consists of a 1.2 V, 15 ppm/°C (typical) bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 9.1. The maximum load seen by the VREF pin must be less than 200 μ A to AGND. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 9.1.

The Reference Control Register, REF0CN (defined in Figure 9.2) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either DAC or ADC is used, regardless of whether the voltage reference is derived from the on-chip reference or supplied by an off-chip source. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 9.1.





C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 49 for C8051F120/1/4/5 devices, or Section "6.1. Analog Multiplexer and PGA" on page 67 for C8051F122/3/6/7 devices). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in undefined data.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AD0VRS	AD2VRS	TEMPE	BIASE	REFBE	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits7-5:	UNUSED. Re	ad = 000b;	Write = don't	t care.				
Bit4:	AD0VRS: AI	OC0 Voltag	e Reference S	elect.				
	0: ADC0 volt	age referen	ce from VREI	F0 pin.				
	1: ADC0 volt	age referen	ce from DAC	0 output.				
Bit3:	AD2VRS: AI	OC2 Voltag	e Reference S	elect.				
	0: ADC2 volt	age referen	ce from VREI	F2 pin.				
	1: ADC2 volt	age referen	ce from AV+.					
Bit2:	TEMPE: Tem	perature Se	nsor Enable E	Bit.				
	0: Internal Te	mperature S	Sensor Off.					
	1: Internal Te	mperature S	Sensor On.					
Bit1:	BIASE: ADC	/DAC Bias	Generator En	able Bit. (M	ust be '1' if ı	using ADC c	or DAC).	
	0: Internal Bia	as Generato	r Off.					
	1: Internal Bia	as Generato	r On.					
Bit0:	REFBE: Inter	nal Referer	ce Buffer Ena	able Bit.				
	0: Internal Re	ference Bu	ffer Off.					
	1: Internal Re	6 D	20 O T -	1 1	o · 1	• • • •	WDEE .	

Figure 9.2. REF0CN: Reference Control Register

Table 9.1. Voltage Reference Electrical Characteristics

VDD = 3.0 V, AV + = 3.0 V, $-40^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL REFERENCE (RE	FBE = 1)		1		
Output Voltage	25°C ambient	2.36	2.43	2.48	V
VREF Short-Circuit Current				30	mA
VREF Temperature Coefficient			15		ppm/°C
Load Regulation	Load = 0 to 200 μ A to AGND		0.5		ppm/µA
VREF Turn-on Time 1	4.7µF tantalum, 0.1µF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
EXTERNAL REFERENCE (R	$\mathbf{EFBE} = 0\mathbf{)}$				
Input Voltage Range		1.00		(AV+) - 0.3	V
Input Current			0	1	μA





10. VOLTAGE REFERENCE (C8051F121/3/5/7)

The internal voltage reference circuit consists of a 1.2 V, 15 ppm/°C (typical) bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREFA input pin shown in Figure 10.1. The maximum load seen by the VREF pin must be less than 200 μ A to AGND. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 10.1.

The VREFA pin provides a voltage reference input for ADC0 and ADC2. ADC0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register, REF0CN (defined in Figure 10.2) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to 1 (this includes any time a DAC is used). If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either ADC is used, regardless of whether the voltage reference is derived from the on-chip reference or supplied by an off-chip source. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 10.1.





C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 49 for C8051F120/1/4/5 devices, or Section "6.1. Analog Multiplexer and PGA" on page 67 for C8051F122/3/6/7 devices). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in undefined data.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AD0VRS	AD2VRS	TEMPE	BIASE	REFBE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
Bits7-5:	UNUSED. Re	ad = 000b;	Write = don't	t care.				
Bit4:	AD0VRS: AI	OC0 Voltage	Reference S	elect.				
	0: ADC0 volt	age referend	e from VREI	FA pin.				
	1: ADC0 volt	age referend	e from DAC	0 output.				
Bit3:	AD2VRS: AI	OC2 Voltage	Reference S	elect.				
	0: ADC2 volt	age referend	e from VREI	FA pin.				
	1: ADC2 volt	age referend	e from AV+.					
Bit2:	TEMPE: Tem	perature Se	nsor Enable E	Bit.				
	0: Internal Ter	mperature S	ensor Off.					
	1: Internal Te	mperature S	ensor On.					
Bit1:	BIASE: ADC	/DAC Bias	Generator En	able Bit. (M	ust be '1' if ı	using ADC c	or DAC).	
	0: Internal Bia	as Generato	r Off.					
	1: Internal Bia	as Generato	r On.					
Bit0:	REFBE: Inter	nal Referen	ce Buffer Ena	able Bit.				
	0: Internal Re	ference Buf	fer Off.					
	1: Internal Re	с р (1 1/	c · 1		UDEE .	

Figure 10.2. REF0CN: Reference Control Register

Table 10.1. Voltage Reference Electrical Characteristics

VDD = 3.0 V, AV + = 3.0 V, $-40^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL REFERENCE (RE	$\mathbf{CFBE} = 1)$			1 1	
Output Voltage	25°C ambient	2.36	2.43	2.48	V
VREF Short-Circuit Current				30	mA
VREF Temperature Coefficient			15		ppm/°C
Load Regulation	Load = 0 to 200 μ A to AGND		0.5		ppm/µA
VREF Turn-on Time 1	4.7µF tantalum, 0.1µF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
EXTERNAL REFERENCE (R	$\mathbf{EFBE} = 0$		•	•	
Input Voltage Range		1.00		(AV+) - 0.3	V
Input Current			0	1	μA



11. COMPARATORS

C8051F120/1/2/3/4/5/6/7 devices include two on-chip programmable voltage comparators as shown in Figure 11.1. The inputs of each Comparator are available at dedicated pins. The output of each comparator is optionally available at the package pins via the I/O crossbar. When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes. See Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217 for Crossbar and port initialization details.




Figure 11.1. Comparator Functional Block Diagram

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



Comparator interrupts can be generated on rising-edge and/or falling-edge output transitions. (For interrupt enable and priority control, see Section "12.7. Interrupt Handler" on page 146). The CP0FIF flag is set upon a Comparator0 falling-edge interrupt, and the CP0RIF flag is set upon the Comparator0 rising-edge interrupt. Once set, these bits remain set until cleared by software. The Output State of Comparator0 can be obtained at any time by reading the CP0OUT bit. Comparator0 is enabled by setting the CP0EN bit to logic 1, and is disabled by clearing this bit to logic 0. Comparator0 can also be programmed as a reset source; for details, see Section "14.5. Comparator0 Reset" on page 169.

Note that after being enabled, there is a Power-Up time (listed in Table 11.1) during which the comparator outputs stabilize. The states of the Rising-Edge and Falling-Edge flags are indeterminant after comparator Power-Up and should be explicitly cleared before the comparator interrupts are enabled or the comparators are configured as a reset source.

Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see Figure 11.4). Selecting a longer response time reduces the amount of current consumed by Comparator0. See Table 11.1 for complete timing and current consumption specifications.


The hysteresis of each comparator is software-programmable via its respective Comparator control register (CPT0CN and CPT1CN for Comparator0 and Comparator1, respectively). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, its interrupt capability is suspended and its supply current falls to less than 100 nA. Comparator inputs can be externally driven from -0.25 V to (AV+) + 0.25 V without damage or upset.

Comparator0 hysteresis is programmed using bits 3-0 in the Comparator0 Control Register CPT0CN (shown in Figure 11.3). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 11.3, the negative hysteresis can be programmed to three different settings, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

The operation of Comparator1 is identical to that of Comparator0, though Comparator1 may not be configured as a reset source. Comparator1 is controlled by the CPT1CN Register (Figure 11.5) and the CPT1MD Register (Figure 11.6). The complete electrical specifications for the Comparators are given in Table 11.1.



Figure 11.2. Comparator Hysteresis Plot



C8051F120/1/2/3

C8051F124/5/6/7



Figure 11.3. CPT0CN:	Comparator0 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						
Bit7:	CP0EN: Com	parator0 Ena	ble Bit.										
	0: Comparator	r0 Disabled.											
	1: Comparator	r0 Enabled.											
Bit6:	CP0OUT: Con			Flag.									
	0): Voltage on $CP0+ < CP0-$.											
		: Voltage on $CP0+ > CP0-$.											
Bit5:		CPORIF: Comparator0 Rising-Edge Flag.											
		0: No Comparator0 Rising Edge has occurred since this flag was last cleared.											
	-	1: Comparator0 Rising Edge has occurred. CP0FIF: Comparator0 Falling-Edge Flag.											
Bit4:													
	0: No Compar				e this flag wa	as last cleare	d.						
	1: Comparato	-	-										
Bits3-2:	CP0HYP1-0:	-		ysteresis Cor	trol Bits.								
	00: Positive H												
	01: Positive H												
	10: Positive H	•											
D: 10	11: Positive H	•			1.0.4								
Bits1-0:	CP0HYN1-0:			Hysteresis Co	ontrol Bits.								
	00: Negative I	•											
	01: Negative I												
	10: Negative I 11: Negative I	•	10 m v.										



Figure 11.4. CPT0MD: Comparator0 M	Mode Selection Register
------------------------------------	-------------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	CPORIE	CP0FIE	-	-	CP0MD1	CP0MD0	00000010			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1			
Bits7-6:	UNUSED. Re	ad = 00b, Wr	ite = don't ca	are.							
Bit 5:	CP0RIE: Con	nparator 0 Ris	ing-Edge Int	errupt Enab	ole Bit.						
	0: Comparator 0 rising-edge interrupt disabled.										
	1: Comparator 0 rising-edge interrupt enabled.										
Bit 4:	CP0FIE: Comparator 0 Falling-Edge Interrupt Enable Bit.										
	0: Comparator 0 falling-edge interrupt disabled.										
	1: Comparator 0 falling-edge interrupt enabled.										
Bits3-2:	UNUSED. Re	ad = 00b, Wr	ite = don't ca	are.							
Bits1-0:	CP0MD1-CP	0MD0: Comp	arator0 Mod	e Select							
	These bits sel	ect the respon	se time for C	Comparator).						
	Mode	CP0MD1	CP0MD0		Notes]				
	0	0	0	Fast	est Respons	se Time					
	1	0	1		-]				
	2	1	0		-		1				
	3	1	1	Lowes	t Power Con	nsumption	1				

C8051F120/1/2/3

C8051F124/5/6/7



Figure 11.5. CPT1CN:	Comparator1	Control Register
8	I	

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
CP1EN	CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
Bit7:	CP1EN: Com	parator1 Ena	able Bit.									
	0: Comparator	r1 Disabled.										
	1: Comparato	r1 Enabled.										
Bit6:	CP1OUT: Con			Flag.								
		: Voltage on $CP1+ < CP1-$.										
	0	: Voltage on $CP1+>CP1-$.										
Bit5:		CP1RIF: Comparator1 Rising-Edge Flag.										
		D: No Comparator1 Rising Edge has occurred since this flag was last cleared.										
	-	1: Comparator1 Rising Edge has occurred.										
Bit4:	CP1FIF: Com											
	0: No Compar					as last cleare	d.					
	1: Comparator											
Bits3-2:	CP1HYP1-0:			ysteresis Cor	trol Bits.							
	00: Positive H											
	01: Positive H	•										
	10: Positive H	•										
	11: Positive H	•			1.5.							
Bits1-0:	CP1HYN1-0:	-	-	Hysteresis Co	ontrol Bits.							
	00: Negative I											
	01: Negative 1											
	10: Negative I 11: Negative I	Hysteresis =	10 mV.									



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	CP1RIE	CP1FIE	-	-	CP1MD1	CP1MD0	00000010			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1			
Bits7-6:	UNUSED. Re	ead = 00b. Wr	ite = don't ca	are.							
Bit 5:	CP1RIE: Con	,			ole Bit.						
	0: Comparato										
	1: Comparato	00	1								
Bit 4:	CP1FIE: Comparator 0 Falling-Edge Interrupt Enable Bit.										
	0: Comparator 1 falling-edge interrupt disabled.										
	1: Comparator 1 falling-edge interrupt enabled.										
Bits3-2:	UNUSED. Re	0 0	· ·								
Bits1-0:	CP1MD1-CP	1MD0: Comp	arator1 Mod	e Select							
	These bits sel	ect the respon	se time for C	Comparator	1.						
	Mode	CP0MD1	CP0MD0		Notes		1				
	0	0	0	Fast	test Respon	se Time	1				
	1	0	1		-		1				
	2	1	0		-		1				
	3	1	1	Lowes	t Power Co	nsumption	1				

CYGNAL

Table 11.1. Comparator Electrical Characteristics

 $VDD = 3.0 \text{ V}, \text{ AV} + = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$

C8051F120/1/2/3

C8051F124/5/6/7

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Response Time:	CPn+ - CPn- = 100 mV		100		ns
Mode 0, $Vcm^{\dagger} = 1.5 V$	CPn+ - CPn- = -100 mV		250		ns
Response Time:	CPn+ - CPn- = 100 mV		175		ns
Mode 1, $Vcm^{\dagger} = 1.5 V$	CPn+ - CPn- = -100 mV		500		ns
Response Time:	CPn+ - CPn- = 100 mV		320		ns
Mode 2, $Vcm^{\dagger} = 1.5 V$	CPn+ - CPn- = -100 mV		1100		ns
Response Time:	CPn+ - CPn- = 100 mV		1050		ns
Mode 3, $Vcm^{\dagger} = 1.5 V$	CPn+ - CPn- = -100 mV		5200		ns
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CPnHYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CPnHYP1-0 = 01	2	4.5	7	mV
Positive Hysteresis 3	CPnHYP1-0 = 10	4	9	13	mV
Positive Hysteresis 4	CPnHYP1-0 = 11	10	17	25	mV
Negative Hysteresis 1	CPnHYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CPnHYN1-0 = 01	2	4.5	7	mV
Negative Hysteresis 3	CPnHYN1-0 = 10	4	9	13	mV
Negative Hysteresis 4	CPnHYN1-0 = 11	10	17	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		(AV+) + 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-10		+10	mV
POWER SUPPLY	•			I	
Power-up Time	CPnEN from 0 to 1		20		μs
Power Supply Rejection			0.1	1	mV/V
	Mode 0		7.6		μA
Sumply Cumont at DC (as -1-	Mode 1		3.2		μA
Supply Current at DC (each comparator)	Mode 2		1.3		μA
1	Mode 3		0.4		μA

 † V_{CM} is the common-mode voltage on CPn+ and CPn-.



12. CIP-51 MICROCONTROLLER

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51TM instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are five 16-bit counter/timers (see description in Section 24), two full-duplex UARTs (see description in Section 22 and Section 23), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 12.2.6), and 8/4 byte-wide I/O Ports (see description in Section 19). The CIP-51 also includes on-chip debug hardware (see description in Section 26), and interfaces directly with the MCU's analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 12.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 100 or 50 MIPS Peak Using the On-Chip PLL
- 256 Bytes of Internal RAM
- 8/4 Byte-Wide I/O Ports

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security




Figure 12.1. CIP-51 Block Diagram



Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 100 MHz, it has a peak throughput of 100 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

A JTAG-based serial interface is provided for in-system programming of the FLASH program memory and communication with on-chip debug support logic. The re-programmable FLASH can also be read and changed by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for nonvolatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watch points, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debug is completely non-intrusive and non-invasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Cygnal Integrated Products and third party vendors. Cygnal provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient insystem device programming and debugging. Third party macro assemblers and C compilers are also available.

12.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

12.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 12.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

12.1.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip XRAM, and accessing on-chip program FLASH memory. The FLASH access feature provides a mechanism for user software to update program code and use the program memory space for non-volatile data storage (see Section "16. FLASH



C8051F120/1/2/3 C8051F124/5/6/7

MEMORY" on page 185). The External Memory Interface provides a fast access to off-chip XRAM (or memorymapped peripherals) via the MOVX instruction. Refer to **Section "18. EXTERNAL DATA MEMORY INTER-FACE AND ON-CHIP XRAM" on page 199** for details.

Mnemonic	Description	Bytes	Clock Cycles
	ARITHMETIC OPERATIONS		Cycles
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	LOGICAL OPERATIONS		
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2

Table 12.1. CIP-51 Instruction Set Summary

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



Mnemonic	Description	Bytes	Clock Cycles
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	DATA TRANSFER		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOV DI IR, #data10 MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+DFTK MOVC A, @A+PC	Move code byte relative DLIK to A Move code byte relative PC to A	1	3
MOVCA, @AHC MOVXA, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address) to A	1	3
MOVX @RI, A MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (10-bit address) to A	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A		1
		1	
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2 2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A BOOLEAN MANIPULATION	1	2
CLDC		1	1
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1



C8051F120/1/2/3 C8051F124/5/6/7

Table 12.1. CIP-51 Instruction Set Summary

Mnemonic	Bytes	Clock Cycles	
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
	PROGRAM BRANCHING		
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1



Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

(a)Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.


addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted \bigcirc Intel Corporation 1980.



12.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 128k bytes of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 12.2.



12.2.1. Program Memory

The CIP-51 has a 128k byte program memory space. The MCU implements 131072 bytes of this program memory space as in-system re-programmable FLASH memory in four 32k byte code banks. A common code bank (Bank 0) of 32k bytes is always accessible from addresses 0x0000 to 0x7FFF. The three upper code banks (Bank 1, Bank 2, and Bank 3) are each mapped to addresses 0x8000 to 0xFFFF, depending on the selection of bits in the PSBANK register, as described in Figure 12.3. The IFBANK bits select which of the upper banks are used for code execution, while the COBANK bits select the bank to be used for direct writes and reads of the FLASH memory. Note: 1024 bytes of the memory in Bank 3 (0x1FC00 to 0x1FFFF) are reserved and are not available for user program or data storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "16. FLASH MEMORY" on page 185** for further details.

C8051F120/1/2/3

C8051F124/5/6/7

CYGNAL

Figure 12.3. PSBANK	: Program Space	Bank Select Register
---------------------	-----------------	----------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	COB	ANK	-	-	IFB	ANK	00010001	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
							SFR Addres SFR Pag	s: 0xB1 e: All Pages	
Bits 7-6:	Reserved.								
Bits 5-4:	COBANK: Co	onstant Oper	ations Bank	Select.					
	These bits sele	-			ring constant	t operations	(MOVC an	d FLASH	
	MOVX) invol			-	-	-	· ·		
	pad memory a	-				-		C	
	00: Constant C				-	• ·	ween 0x000	0 to 0x7FFI	
	01: Constant C	Deprations T	arget Bank 1						
	10: Constant C	Deprations T	arget Bank 2						
	11: Constant C	Deprations T	arget Bank 3						
Bits 3-2:	Reserved.		-						
Bits 1-0:	IFBANK: Inst	ruction Fetc	h Operations	Bank Selec	t.				
	These bits sele	ect which FI	ASH bank is	sused for ins	struction fetc	hes involvi	ng addresses	$ 0 \times 8000 $ to	
	These bits select which FLASH bank is used for instruction fetches involving addresses 0x8000 to 0xFFFF. These bits can only be changed from code in Bank 0 (see Figure 12.4).								
		se bits can o					-	3 020000 10	
			nly be chang	ed from code	e in Bank 0 (see Figure	12.4).		
	0xFFFF. Thes	is Fetch Fro	nly be chang m Bank 0 (no	ed from code	e in Bank 0 (see Figure	12.4).		
	0xFFFF. Thes 00: Instruction	is Fetch Fro is Fetch Fro	nly be chang m Bank 0 (no m Bank 1.	ed from code	e in Bank 0 (see Figure	12.4).		

Figure 12.4. Address Memory Map for Instruction Fetches

Internal Address	IFBANK = 0	IFBANK = 1	IFBANK = 2	IFBANK = 3
0xFFFF				
0x8000	Bank 0	Bank 1	Bank 2	Bank 3
0x7FFF 0x0000	Bank 0	Bank 0	Bank 0	Bank 0



12.2.2. Data Memory

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFR's. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 12.2 illustrates the data memory organization of the CIP-51.

12.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 12.18). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

12.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

12.2.5. Stack

A programmer's stack can be located anywhere in the 256 byte data memory. The stack area is designated using the Stack Pointer (SP, address 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07; therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record which is accessed by the debug logic. The stack record is a 32-bit shift register, where each PUSH or increment SP pushes one record bit onto the register, and each CALL pushes two record bits onto the register. (A POP or decrement SP pops one record bit, and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.



12.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFR's). The SFR's provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFR's found in a typical 8051 implementation as well as implementing additional SFR's used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51TM instruction set. Table 12.2 lists the SFR's implemented in the CIP-51 System Controller.

The SFR registers are accessed whenever the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFR's with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFR's are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.

12.2.6.1. SFR Paging

The CIP-51 features *SFR paging*, allowing the device to map many SFR's into the 0x80 to 0xFF memory address space. The SFR memory space has 256 *pages*. In this way, each memory location from 0x80 to 0xFF can access up to 256 SFR's. The C8051F12x family of devices utilizes five SFR pages: 0, 1, 2, 3, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see Figure 12.12). The procedure for reading and writing an SFR is as follows:

- 1. Select the appropriate SFR page number using the SFRPAGE register.
- 2. Use direct accessing mode to read or write the special function register (MOV instruction).


12.2.6.2. Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte *SFR Page Stack*. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFRN-EXT byte, and the value of SFRNEXT is pushed to SFRLAST. Hardware then loads SFRPAGE with the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST (0x00 if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.



C8051F120/1/2/3 C8051F124/5/6/7

Figure 12.5. SFR Page Stack



Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFRPGCN). This function defaults to 'enabled' upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) is provided in Table 12.2. in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Note that certain SFR's are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFR's are accessible from all SFR pages regardless of the SFRPAGE register value.

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary




12.2.6.3. SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 10-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to *high* priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to *low* priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 12.6 below.

Figure 12.6. SFR Page Stack While Using SFR Page 0x0F To Access Port 5





While CIP-51 executes in-line code (writing values to Port 5 in this example), ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0x0F) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFR's is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the "top" of the SFR Page Stack. Software can now access the ADC2 SFR's. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFR's that are not on SFR Page 0x02. See Figure 12.7 below.




Figure 12.7. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs


C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFR-LAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 12.8 below.


Figure 12.8. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR





On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page 0x00 used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFR's as it did prior to the PCA interrupt. Likewise, the contents of SFR-LAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 12.9 below.






C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 12.10 below.





Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.

Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See Figure 12.11.



Figure 12.11. SFRPGCN: SFR Page Control Register





Figure 12.12. SFRPAGE: SFR Page Register



C8051F120/1/2/3

C8051F124/5/6/7



Figure 12.13. SFRNEXT: SFR Next Register





Figure 12.14. SFRLAST: SFR Last Register







SS	ge								
ADDRESS	SFR Page	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
F8	0 1 2 3 F	SPIOCN P7	PCA0L	РСА0Н	PCA0CPL0	РСА0СРН0	PCA0CPL1	PCA0CPH1	WDTCN (ALL PAGES)
F0	0 1 2 3 F	B (ALL PAGES)						EIP1 (ALL PAGES)	EIP2 (ALL PAGES)
E8	0 1 2 3 F	ADC0CN ADC2CN P6	PCA0CPL2	PCA0CPH2	PCA0CPL3	РСА0СРН3	PCA0CPL4	PCA0CPH4	RSTSRC
E0	0 1 2 3 F	ACC (ALL PAGES)	PCA0CPL5 XBR0	PCA0CPH5 XBR1	XBR2			EIE1 (ALL PAGES)	EIE2 (ALL PAGES)
D8	0 1 2 3 F	PCA0CN P5	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	PCA0CPM5
D0	0 1 2 3 F	PSW (ALL PAGES)	REF0CN	DAC0L DAC1L	DAC0H DAC1H	DAC0CN DAC1CN			
C8	0 1 2 3 F	TMR2CN TMR3CN TMR4CN P4	TMR2CF TMR3CF TMR4CF	RCAP2L RCAP3L RCAP4L	RCAP2H RCAP3H RCAP4H	TMR2L TMR3L TMR4L	TMR2H TMR3H TMR4H		SMB0CR
C0	0 1 2 3 F	SMB0CN MAC0STA	SMB0STA MAC0AL	SMB0DAT MAC0AH	SMB0ADR MAC0CF	ADC0GTL ADC2GT	ADC0GTH	ADC0LTL ADC2LT MAC0RNDL	ADC0LTH MAC0RNDH
B8	0 1 2 3 F	IP (ALL PAGES)	SADEN0	AMX0CF AMX2CF	AMX0SL AMX2SL	ADC0CF ADC2CF		ADC0L ADC2	ADC0H
		0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

C8051F120/1/2/3

C8051F124/5/6/7



Table 12.2.	Special Function	Register (SFR) Memory Map
100010 12020			

	0								FLSCL
-	1	P3	PSBANK						
B0	2	(ALL	(ALL						
	3 F	PAGES)	PAGES)						
			CADDDO						FLACL
	0	IE	SADDR0						
A8	1 2	IE (ALL							
Ao	2	(ALL PAGES)							
	F	TAGES					P1MDIN		
	0		EMI0TC	EMI0CN	EMI0CF		THIDIN		
	1	P2	Liniore	Linitert	Liviloci				
A0	2	(ALL							
-	3	PAGES)							
	F	ŕ	CCH0CN	CCH0TN	CCH0LC	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT
	0	SCON0	SBUF0	SPI0CFG	SPI0DAT		SPI0CKR		
	1	SCON1	SBUF1						
98	2								
	3								
	F			CCH0MA		P4MDOUT	P5MDOUT	P6MDOUT	P7MDOUT
	0		SSTA0						
	1	P1							
90	2	(ALL							
	3 F	PAGES)	MAC0BL	MAC0BH	MAC0ACC0	MAC0ACC1	MAC0ACC2	MAC0ACC3 SFRPGCN	MAC0OVR CLKSEL
	г 0	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
	1	CPT0CN	CPT0MD	1L0	ILI	110	111	CKCON	PSCIL
88	2	CPT0CN CPT1CN	CPT0MD CPT1MD						
00	3	CITICI	CITIVID						
	F	FLSTAT	PLL0CN	OSCICN	OSCICL	OSCXCN	PLL0DIV	PLL0MUL	PLLOFLT
	0								
	1	PO	SP	DPL	DPH	SFRPAGE	SFRNEXT	SFRLAST	PCON
80	2	(ALL	(ALL	(ALL	(ALL	(ALL	(ALL	(ALL	(ALL
	3	PAGES)	PAGES)	PAGES)	PAGES)	PAGES)	PAGES)	PAGES)	PAGES)
	F								
		0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

Table 12.3. Special Function Registers

Register	Address	SFR Page	Description	Page No.
ACC	0xE0	All Pages	Accumulator	page 145
ADC0CF	0xBC	0	ADC0 Configuration	page 56*, page 74**
ADC0CN	0xE8	0	ADC0 Control	page 57*, page 75**
ADC0GTH	0xC5	0	ADC0 Greater-Than High Byte	page 60*, page 78**
ADC0GTL	0xC4	0	ADC0 Greater-Than Low Byte	page 60*, page 78**



C8051F120/1/2/3 C8051F124/5/6/7

Table 12.3. Special Function Registers

Register Address		SFR Page	Description	Page No.
ADC0H	0xBF	0	ADC0 Data Word High Byte	page 58*, page 76**
ADC0L	0xBE	0	ADC0 Data Word Low Byte	page 58*, page 76**
ADC0LTH	0xC7	0	ADC0 Less-Than High Byte	page 61*, page 79**
ADC0LTL	0xC6	0	ADC0 Less-Than Low Byte	page 61*, page 79**
ADC2	0xBE	2	ADC2 Data Word	page 93
ADC2CF	0xBC	2	ADC2 Configuration	page 91
ADC2CN	0xE8	2	ADC2 Control	page 92
ADC2GT	0xC4	2	ADC2 Greater-Than	page 96
ADC2LT	0xC6	2	ADC2 Less-Than	page 96
AMX0CF	0xBA	0	ADC0 Multiplexer Configuration	page 54*, page 72**
AMX0SL	0xBB	0	ADC0 Multiplexer Channel Select	page 55*, page 73**
AMX2CF	0xBA	2	ADC2 Multiplexer Configuration	page 89
AMX2SL	0xBB	2	ADC2 Multiplexer Channel Select	page 90
В	0xF0	All Pages	B Register	page 145
CCH0CN	0xA1	F	Cache Control	page 196
CCH0LC	0xA3	F	Cache Lock	page 197
CCH0MA	0x9A	F	Cache Miss Accumulator	page 198
CCH0TN	0xA2	F	Cache Tuning	page 197
CKCON	0x8E	0	Clock Control	page 291
CLKSEL	0x97	F	System Clock Select	page 175
CPT0CN	0x88	1	Comparator 0 Control	page 114
CPT0MD	0x89	1	Comparator 0 Configuration	page 115
CPT1CN	0x88	2	Comparator 1 Control	page 116
CPT1MD	0x89	2	Comparator 1 Configuration	page 117
DAC0CN	0xD4	0	DAC0 Control	page 102
DAC0H	0xD3	0	DAC0 High Byte	page 101
DAC0L	0xD2	0	DAC0 Low Byte	page 101
DAC1CN	0xD4	1	DAC1 Control	page 104
DAC1H	0xD3	1	DAC1 High Byte	page 103
DAC1L	0xD2	1	DAC1 Low Byte	page 103
DPH	0x83	-	Data Pointer High Byte	page 143
DPL	0x82	0	Data Pointer Low Byte	page 143
EIE1	0xE6	All Pages	Extended Interrupt Enable 1	page 151
EIE2	0xE7	All Pages	Extended Interrupt Enable 2	page 152
EIP1	0xF6	All Pages	Extended Interrupt Priority 1	page 153
EIP2	0xF7	All Pages	Extended Interrupt Priority 2	page 154
EMI0CF	0xA3	0	EMIF Configuration	page 201
EMI0CN	0xA2	0	EMIF Control	page 201
EMI0TC	0xA1	0	EMIF Timing Control	page 206
FLACL	0xB7	F	FLASH Access Limit	page 190
FLSCL	0xB7	0	FLASH Scale page 191	
FLSTAT	0x88	F	FLASH Status	page 198
IE	0xA8	All Pages	Interrupt Enable	page 149
IP	0xB8	All Pages	Interrupt Priority	page 150



Table 12.3. Special Function Registers

Register Address		SFR Page	Description	Page No.	
MAC0ACC0	0x93	3	MAC0 Accumulator Byte 0 (LSB)	page 165	
MAC0ACC1	0x94	3	MAC0 Accumulator Byte 1	page 165	
MAC0ACC2	0x95	3	MAC0 Accumulator Byte 2	page 165	
MAC0ACC3	0x96	3	MAC0 Accumulator Byte 3 (MSB)	page 164	
MAC0AH	0xC2	3	MAC0 A Register High Byte	page 163	
MAC0AL	0xC1	3	MAC0 A Register Low Byte	page 164	
MAC0BH	0x92	3	MAC0 B Register High Byte	page 164	
MAC0BL	0x91	3	MAC0 B Register Low Byte	page 164	
MAC0CF	0xC3	3	MAC0 Configuration	page 162	
MAC0OVR	0x97	3	MAC0 Accumulator Overflow	page 165	
MACORNDH	0xCF	3	MAC0 Rounding Register High Byte	page 166	
MACORNDL	0xCE	3	MAC0 Rounding Register Low Byte	page 166	
MACOSTA	0xC0	3	MAC0 Status Register	page 163	
OSCICL	0x8B	F	Internal Oscillator Calibration	page 174	
OSCICN	0x8A	F	Internal Oscillator Control	page 174	
OSCXCN	0x8C	F	External Oscillator Control	page 176	
P0	0x80	All Pages	Port 0 Latch	page 227	
P0MDOUT	0xA4	F	Port 0 Output Mode Configuration	page 227	
P1	0x90	All Pages	Port 1 Latch	page 228	
P1MDIN	0xAD	F	Port 1 Input Mode	page 228	
P1MDOUT	0xA5	F	Port 1 Output Mode Configuration	page 229	
P2	0xA0	All Pages	Port 2 Latch	page 229	
P2MDOUT	0xA6	F	Port 2 Output Mode Configuration	page 230	
P3	0xB0	All Pages	Port 3 Latch	page 230	
P3MDOUT	0xA7	F	Port 3 Output Mode Configuration	page 231	
P4	0xC8	F	Port 4 Latch	page 233	
P4MDOUT	0x9C	F	Port 4 Output Mode Configuration	page 233	
P5	0xD8	F	Port 5 Latch	page 234	
P5MDOUT	0x9D	F	Port 5 Output Mode Configuration	page 234	
P6	0xE8	F	Port 6 Latch	page 235	
P6MDOUT	0x9E	F	Port 6 Output Mode Configuration	page 235	
P7	0xF8	F	Port 7 Latch	page 236	
P7MDOUT	0x9F	F	Port 7 Output Mode Configuration	page 236	
PCA0CN	0xD8	0	PCA Control	page 310	
PCA0CPH0	0xFC	0	PCA Module 0 Capture/Compare High Byte	page 314	
PCA0CPH1	0xFE	0	PCA Module 1 Capture/Compare High Byte	page 314	
PCA0CPH2	0xEA	0	PCA Module 2 Capture/Compare High Byte	page 314	
PCA0CPH3	0xEC	0	PCA Module 3 Capture/Compare High Byte	page 314	
PCA0CPH4	0xEE	0	PCA Module 4 Capture/Compare High Byte	page 314	
PCA0CPH5	0xE2	0	PCA Module 5 Capture/Compare High Byte	page 314	
PCA0CPL0	0xFB	0	PCA Module 0 Capture/Compare Low Byte	page 314	
PCA0CPL1	0xFD	0	PCA Module 1 Capture/Compare Low Byte	page 314	
PCA0CPL2	0xE9	0	PCA Module 2 Capture/Compare Low Byte	page 314	
PCA0CPL3	0xEB	0	PCA Module 3 Capture/Compare Low Byte	page 314	



C8051F120/1/2/3 C8051F124/5/6/7

Table 12.3. Special Function Registers

Register	Register Address SFR Page Description		Description	Page No.
PCA0CPL4	0xED	0	PCA Module 4 Capture/Compare Low Byte	page 314
PCA0CPL5	0xE1	0	PCA Module 5 Capture/Compare Low Byte	page 314
PCA0CPM0	0xDA	0	PCA Module 0 Mode	page 312
PCA0CPM1	0xDB	0	PCA Module 1 Mode	page 312
PCA0CPM2	0xDC	0	PCA Module 2 Mode	page 312
PCA0CPM3	0xDD	0	PCA Module 3 Mode	page 312
PCA0CPM4	0xDE	0	PCA Module 4 Mode	page 312
PCA0CPM5	0xDF	0	PCA Module 5 Mode	page 312
РСА0Н	0xFA	0	PCA Counter High Byte	page 313
PCA0L	0xF9	0	PCA Counter Low Byte	page 313
PCA0MD	0xD9	0	PCA Mode	page 311
PCON	0x87	All Pages	Power Control	page 156
PLLOCN	0x89	F	PLL Control	page 180
PLL0DIV	0x8D	F	PLL Divider	page 180
PLL0FLT	0x8F	F	PLL Filter	page 181
PLL0MUL	0x8E	F	PLL Multiplier	page 181
PSBANK	0xB1	All Pages	FLASH Bank Select	page 126
PSCTL	0x8F	0	FLASH Write/Erase Control	page 192
PSW	0xD0	All Pages	Program Status Word	page 144
RCAP2H	0xCB	0	Timer/Counter 2 Capture/Reload High Byte	page 299
RCAP2L	0xCA	0	Timer/Counter 2 Capture/Reload Low Byte	page 299
RCAP3H	0xCB	1	Timer 3 Capture/Reload High Byte	page 299
RCAP3L	0xCA	1	Timer 3 Capture/Reload Low Byte	page 299
RCAP4H	0xCB	2	Timer/Counter 4 Capture/Reload High Byte	page 299
RCAP4L	0xCA	2	Timer/Counter 4 Capture/Reload Low Byte	page 299
REF0CN	0xD1	0	Voltage Reference Control	page 108†, page 110††
RSTSRC	0xEF	0	Reset Source	page 171
SADDR0	0xA9	0	UART 0 Slave Address	page 273
SADEN0	0xB9	0	UART 0 Slave Address Mask	page 273
SBUF0	0x99	0	UART 0 Data Buffer	page 273
SBUF1	0x99	1	UART 1 Data Buffer	page 281
SCON0	0x98	0	UART 0 Control	page 271
SCON1	0x98	1	UART 1 Control	page 280
SFRLAST	0x86	All Pages	SFR Stack Last Page	page 136
SFRNEXT	0x85	All Pages	SFR Stack Next Page	page 136
SFRPAGE	0x84	All Pages	SFR Page Select	page 135
SFRPGCN	0x96	F	SFR Page Control	page 135
SMB0ADR	0xC3	0	SMBus Slave Address	page 245
SMB0CN	0xC0	0	SMBus Control	page 243
SMB0CR	0xCF	0	SMBus Clock Rate	page 244
SMB0DAT	0xC2	0	SMBus Data	page 245
SMB0STA	0xC1	0	SMBus Status	page 246
SP	0x81	All Pages	Stack Pointer	page 143
SPI0CFG	0x9A	0	SPI Configuration	page 256



Table 12.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.


Register	Address	SFR Page	Description	Page No.
SPI0CKR	0x9D	0	SPI Clock Rate Control	page 258
SPI0CN	0xF8	0	SPI Control	page 257
SPI0DAT	0x9B	0	SPI Data	page 259
SSTA0	0x91	0	UART 0 Status	page 272
TCON	0x88	0	Timer/Counter Control	page 289
TH0	0x8C	0	Timer/Counter 0 High Byte	page 292
TH1	0x8D	0	Timer/Counter 1 High Byte	page 292
TL0	0x8A	0	Timer/Counter 0 Low Byte	page 292
TL1	0x8B	0	Timer/Counter 1 Low Byte	page 292
TMOD	0x89	0	Timer/Counter Mode	page 290
TMR2CF	0xC9	0	Timer/Counter 2 Configuration	page 298
TMR2CN	0xC8	0	Timer/Counter 2 Control	page 298
TMR2H	0xCD	0	Timer/Counter 2 High Byte	page 300
TMR2L	0xCC	0	Timer/Counter 2 Low Byte	page 299
TMR3CF	0xC9	1	Timer 3 Configuration	page 298
TMR3CN	0xC8	1	Timer 3 Control	page 298
TMR3H	0xCD	1	Timer 3 High Byte	page 300
TMR3L	0xCC	1	Timer 3 Low Byte	page 299
TMR4CF	0xC9	2	Timer/Counter 4 Configuration	page 298
TMR4CN	0xC8	2	Timer/Counter 4 Control	page 298
TMR4H	0xCD	2	Timer/Counter 4 High Byte	page 300
TMR4L	0xCC	2	Timer/Counter 4 Low Byte	page 299
WDTCN	0xFF	All Pages	Watchdog Timer Control	page 170
XBR0	0xE1	F	Port I/O Crossbar Control 0	page 224
XBR1	0xE2	F	Port I/O Crossbar Control 1	page 225
XBR2	0xE3	F	Port I/O Crossbar Control 2	page 226

* Refers to a register in the C8051F120/1/4/5 only.

** Refers to a register in the C8051F122/3/6/7 only.

† Refers to a register in the C8051F120/2/4/6 only.

†† Refers to a register in the C8051F121/3/5/7 only.





12.6.4. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.






Figure 12.16. DPL: Data Pointer Low Byte





Figure 12.17. DPH: Data Pointer High Byte



C8051F120/1/2/3

C8051F124/5/6/7



Figure 12.18. PSW: Program Status Word

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value			
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable			
							SFR Address:	0xD0			
							SFR Page:	All Pages			
Bit7:	CY: Carry F	100									
DIL/.	•	0	last arithmetic o	neration rea	ulted in a ca	rry (addition) or a horrow	v (subtrac			
			y all other arith			ing (addition		v (subilac-			
Bit6:	AC: Auxilia			mene opera							
Dito.				neration re-	sulted in a ca	rry into (add	lition) or a b	orrow from			
	This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to 0 by all other arithmetic operations.										
Bit5:	F0: User Fla	0		••••••••	og un omo		perationsi				
		0	, general purpo	se flag for u	se under sof	tware contro	1.				
Bits4-3:	RS1-RS0: R										
		0	register bank is	used during	register acc	esses.					
			8	· · ·	, 0						
	RS1	RS0	Register Bank	Add	ress						
	0	0	0	0x00 -	0x07						
	0	1	1	0x08 -	0x0F						
	1	0	2	0x10 -							
	1	1	3	0x18 -	0x1F						
D'/2		F1									
Bit2:	OV: Overflow Flag.										
	This bit is set to 1 under the following circumstances:										
	 An ADD, ADDC, or SUBB instruction causes a sign-change overflow. A MUL instruction results in an overflow (result is greater than 255). 										
	 A MOL instruction results in an overflow (result is greater than 255). A DIV instruction causes a divide-by-zero condition. 										
	The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.										
Bit1:	F1: User Flag 1.										
Ditt.	This is a bit-addressable, general purpose flag for use under software control.										
Bit0:	PARITY: Parity Flag.										
Dito.	This bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is ever										
			of the ofgi								



Figure 12.19. ACC: Accumulator

R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value
ACC./	ACC.0	ACC.5	ACC.4	ACC.5	ACC.2	ACC.1	ACC.0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address: SFR Page:	
	ACC: Accum This register i		ulator for arit	thmetic opera	ations.			

R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0000000 B.2 **B.**7 B.6 B.5 B.4 B.3 B.1 **B.0** Bit Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Addressable SFR Address: 0xF0 SFR Page: All Pages Bits7-0: B: B Register. This register serves as a second accumulator for certain arithmetic operations.

Figure 12.20. B: B Register



12.7. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 20 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

12.7.1. MCU Interrupt Sources and Vectors

The MCUs support 20 interrupt sources. Software can simulate an interrupt event by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 12.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

12.7.2. External Interrupts

Two of the external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



C8051F120/1/2/3 C8051F124/5/6/7

Table 12.4. Interrupt Summary

Interrupt Source	Interrupt Vector	Priority Order	Pending Flags	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	110 (SCON0.1)		Y		ES0 (IE.4)	PS0 (IP.4)	
Timer 2	0x002B	5	TF2 (TMR2CN.7) EXF2 (TMR2CN.6)	Y		ET2 (IE.5)	PT2 (IP.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y		ESPI0 (EIE1.0)	PSPI0 (EIP1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	Y		ESMB0 (EIE1.1)	PSMB0 (EIP1.1)
ADC0 Window Comparator	0x0043	8	AD0WINT (ADC0CN.1)	Y		EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
PCA 0	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y		EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator 0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	Y		ECP0F (EIE1.4)	PCP0F (EIP1.4)
Comparator 0 Rising Edge	0x005B	11	CP0RIF (CPT0CN.5)	Y		ECP0R (EIE1.5)	PCP0R (EIP1.5)
Comparator 1 Falling Edge	0x0063	12	CP1FIF (CPT1CN.4)	Y		ECP1F (EIE1.6)	PCP1F (EIP1.6)
Comparator 1 Rising Edge	0x006B	13	CP1RIF (CPT1CN.5)	Y		ECP1R (EIE1.7)	PCP1F (EIP1.7)
Timer 3	0x0073	14	TF3 (TMR3CN.7) EXF3 (TMR3CN.6)	Y		ET3 (EIE2.0)	PT3 (EIP2.0)
ADC0 End of Conversion	0x007B	15	AD0INT (ADC0CN.5)	Y		EADC0 (EIE2.1)	PADC0 (EIP2.1)
Timer 4	0x0083	16	TF4 (TMR4CN.7) EXF4 (TMR4CN.7)	Y		ET4 (EIE2.2)	PT4 (EIP2.2)
ADC2 Window Comparator	C2 Window Comparator 0x008B 17 AD2WINT		AD2WINT (ADC2CN.0)	Y		EWADC2 (EIE2.3)	PWADC2 (EIP2.3)
ADC2 End of Conversion	C2 End of Conversion 0x0093 18 AD2INT (ADC2CN.5)		AD2INT (ADC2CN.5)	Y		EADC2 (EIE2.4)	PADC2 (EIP2.4)
RESERVED	0x009B	19	N/A	N/A	N/A	N/A	N/A
UART1	0x00A3	20	RI1 (SCON1.0) TI1 (SCON1.1)	Y		ES1 (EIE2.6)	PS1 (EIP2.6)



12.7.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 12.4.

12.7.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. Additional clock cycles will be required if a cache miss occurs. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) is when the CPU is performing an RETI instruction followed by a DIV as the next instruction, and a cache miss event also occurs. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



12.7.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 12.21. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
	SFR Address: 0xA8 SFR Page: All P												
Bit7:	EA: Enable A	ll Interrupts.											
	This bit globa	-	isables all in	terrupts. It c	verrides the	individual in	nterrupt mas	k settings.					
	0: Disable all			1			1	e					
	1: Enable each	-		s individual	mask setting	τ.							
Bit6:	IEGF0: Gener												
	This is a gener	-	0	nder softwar	e control.								
Bit5:	ET2: Enabler												
	This bit sets th		1	2 interrupt.									
	0: Disable Tin			I									
	1: Enable Tim												
Bit4:	ES0: Enable U	-											
	This bit sets th		-	0 interrupt.									
	0: Disable UA	-		1									
	1: Enable UA	RT0 interrup	t.										
Bit3:	ET1: Enable 7												
	This bit sets th	ne masking o	f the Timer	1 interrupt.									
	0: Disable Tin			1									
	1: Enable Tim	er 1 interrup	t.										
Bit2:	EX1: Enable I												
	This bit sets th	ne masking o	f External Ir	nterrupt 1.									
	0: Disable Ext			1									
	1: Enable Exte												
Bit1:	ET0: Enable 7	Timer 0 Inter	rupt.										
	This bit sets th	ne masking o	f the Timer	0 interrupt.									
	0: Disable Tin	ner 0 interrup	ots.	_									
	1: Enable Tim	er 0 interrup	ts.										
Bit0:	EX0: Enable I	External Inte	rrupt 0.										
	This bit sets th	ne masking o	f External Ir	nterrupt 0.									
	0: Disable Ext			-									
	1: Enable Exte		-										

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



Figure 12.22. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address	
							SERTAGE	. All I ages
Bits7-6:	UNUSED. Re	ad = 11b, W	rite = don't c	are.				
Bit5:	PT2: Timer 2							
	This bit sets the	he priority of	f the Timer 2	interrupt.				
	0: Timer 2 int	errupt set to	low priority.					
	1: Timer 2 int	errupt set to	high priority					
Bit4:	PS0: UART0	Interrupt Pri	ority Control					
	This bit sets the	he priority of	f the UART0	interrupt.				
	0: UART0 int	errupt set to	low priority.	-				
	1: UART0 int	errupts set to	high priorit	у.				
Bit3:	PT1: Timer 1	Interrupt Pri	ority Control	•				
	This bit sets the	he priority of	f the Timer 1	interrupt.				
	0: Timer 1 int	errupt set to	low priority.	-				
	1: Timer 1 int	errupts set to	high priorit	у.				
Bit2:	PX1: Externa	I Interrupt 1	Priority Con	rol.				
	This bit sets the	he priority of	f the Externa	l Interrupt 1	interrupt.			
	0: External In	terrupt 1 set	to low priori	ty.				
	1: External In	terrupt 1 set	to high prior	ity.				
Bit1:	PT0: Timer 0	Interrupt Pri	ority Control					
	This bit sets the	he priority o	f the Timer 0	interrupt.				
	0: Timer 0 int	errupt set to	low priority.					
	1: Timer 0 int	errupt set to	high priority					
Bit0:	PX0: Externa	l Interrupt 0	Priority Con	trol.				
	This bit sets the	he priority of	f the Externa	l Interrupt 0	interrupt.			
	0: External In	terrupt 0 set	to low priori	ty.	_			
	1. E. (-	to high prior	it.,				



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ECP1R	ECP1F	ECP0R	ECP0F	EPCA0	EWADC0	ESMB0	ESPI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address:	
							SFR Page	: All Pages
Bit7:	ECP1R: Enab	le Comparat	or1 (CP1) R	ising Edge II	nterrunt			
Ditt	This bit sets the							
	0: Disable CP			88	P			
	1: Enable CP1							
Bit6:	ECP1F: Enab	0 0	-	alling Edge I	nterrupt.			
	This bit sets the							
	0: Disable CP	0		0 0	1			
	1: Enable CP1							
Bit5:	ECP0R: Enab	le Comparat	or0 (CP0) R	ising Edge In	nterrupt.			
	This bit sets the	he masking o	of the CP0 ris	sing edge int	errupt.			
	0: Disable CP	0 rising edge	e interrupts.		-			
	1: Enable CPO) rising edge	interrupts.					
Bit4:	ECP0F: Enab	le Comparat	or0 (CP0) Fa	alling Edge I	nterrupt.			
	This bit sets the	he masking o	of the CP0 fa	lling edge in	terrupt.			
	0: Disable CP	0 0	· 1					
	1: Enable CPO							
Bit3:	EPCA0: Enab				A0) Interrupt	.		
	This bit sets the	0		interrupts.				
	0: Disable PC	1						
	1: Enable PCA	1						
Bit2:	EWADC0: Er							
	This bit sets the				arison interru	pt.		
	0: Disable AI		1	1				
	1: Enable AD							
Bit1:	ESMB0: Enal	•	-	,	s0) Interrupt.			
	This bit sets the	-		s interrupt.				
	0: Disable SM							
Dia	1: Enable SM							
Bit0:	ESPI0: Enabl				iterrupt.			
	This bit sets the	-		rupt.				
	0: Disable SP	-						
	1: Enable SPI	0 interrupts.						

C8051F120/1/2/3 Preliminary

C8051F124/5/6/7

CYGNAL

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	ES1	-	EADC2	EWADC2	ET4	EADC0	ET3	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Pag	s: 0xE7 e: All Pages
Bit7:	UNUSED. Re	ad = 0b, W	rite = don't c	are.				
Sit6:	ES1: Enable U	JART1 Inte	errupt.					
	This bit sets th	e masking	of the UART	1 interrupt.				
	0: Disable UA	RT1 interr	upts.	-				
	1: Enable UA	RT1 interru	pts.					
Bit5:	UNUSED. Re	ad = 0b, W	rite = don't c	are.				
Bit4:	EADC2: Enab	le ADC2 E	End Of Conve	ersion Interrup	t.			
	This bit sets th	ne masking	of the ADC2	2 End of Conv	ersion inter	rupt.		
	0: Disable AD	C2 End of	Conversion i	interrupts.				
	1: Enable AD	C2 End of (Conversion I	nterrupts.				
Bit3:	EWADC2: En	able Windo	ow Comparis	on ADC2 Inte	rrupt.			
	This bit sets th	e masking	of ADC2 Wi	indow Compar	rison interru	ıpt.		
	0: Disable AD	C2 Window	w Compariso	n Interrupts.				
	1: Enable AD	C2 Window	v Comparison	n Interrupts.				
Bit2:	ET4: Enable 7	Timer 4 Inte	errupt					
	This bit sets th	e masking	of the Timer	4 interrupt.				
	0: Disable Tin	ner 4 interr	upts.					
	1: Enable Tim	er 4 interru	pts.					
Bit1:	EADC0: Enab	le ADC0 E	and of Conve	rsion Interrup	t.			
	This bit sets th				ersion Inter	rupt.		
	0: Disable AD	C0 End of	Conversion 1	Interrupts.				
	1: Enable AD	C0 End of (Conversion In	nterrupts.				
Bit0:	ET3: Enable 7	Timer 3 Inte	errupt.					
	This bit sets th	e masking	of the Timer	3 interrupt.				
	0: Disable Tin	ner 3 interro	upts.					
	1: Enable Tim							

Figure 12.24. EIE2: Extended Interrupt Enable 2



Figure 12.25. EIP1: Extended Interrupt Priority 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PCP1R	PCP1F	PCP0R	PCP0F	PPCA0	PWADC0	PSMB0	PSPI0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	
							SFR Page	All Pages
Bit7:	PCP1R: Com	parator1 (CP	1) Rising Int	terrupt Prior	ity Control.			
	This bit sets the			-	5			
	0: CP1 rising	· ·		-				
	1: CP1 rising	interrupt set	to high prior	rity.				
Bit6:	PCP1F: Comp	parator1 (CP	1) Falling In	terrupt Prior	ity Control.			
	This bit sets the	he priority of	the CP1 int	errupt.				
	0: CP1 falling	interrupt set	to low prior	rity.				
	1: CP1 falling	interrupt set	to high pric	ority.				
Bit5:	PCP0R: Com	parator0 (CP	0) Rising Int	terrupt Prior	ity Control.			
	This bit sets the	he priority of	the CP0 int	errupt.				
	0: CP0 rising	interrupt set	to low priori	ity.				
	1: CP0 rising	interrupt set	to high prior	ity.				
Bit4:	PCP0F: Comp	parator0 (CP	0) Falling In	terrupt Prior	ity Control.			
	This bit sets the	he priority of	the CP0 int	errupt.				
	0: CP0 falling	interrupt set	to low prior	rity.				
	1: CP0 falling	interrupt set	to high pric	ority.				
Bit3:	PPCA0: Prog	rammable Co	ounter Array	(PCA0) Inte	errupt Priority	Control.		
	This bit sets the	he priority of	the PCA0 in	nterrupt.				
	0: PCA0 inter	rupt set to lo	w priority.					
	1: PCA0 inter	rupt set to hi	gh priority.					
Bit2:	PWADC0: AI					ol.		
	This bit sets the	he priority of	the ADC0 V	Window inte	rrupt.			
	0: ADC0 Win	dow interrup	t set to low	priority.				
	1: ADC0 Win	1	0					
Bit1:	PSMB0: Syste	-	· ·	· · · · · ·	rupt Priority	Control.		
	This bit sets the	· ·		0 interrupt.				
	0: SMBus inte							
	1: SMBus inte	-	U 1 <i>i</i>					
Bit0:	PSPI0: Serial	-		· •	Priority Cont	rol.		
	This bit sets the			terrupt.				
	0: SPI0 interre	1	1 V					
	1: SPI0 interr	unt sat to hig	h priority					

C8051F120/1/2/3 Pr C8051F124/5/6/7

Preliminary



Figure	12.26.	EIP2:	Extended	Interrupt	Priority 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	PS1	-	PADC2	PWADC2	PT4	PADC0	PT3	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Pag	:: 0xF7 e: All Pages
Bit7:	UNUSED. Re	$ad = 0b, W_1$	rite = don't ca	are.				
Bit6:	ES1: UART1	Interrupt Pr	iority Contro	ol.				
	This bit sets th	ne priority o	f the UART	l interrupt.				
	0: UART1 inte	errupt set to	low priority	•				
	1: UART1 inte	errupt set to	high priority	у.				
Bit5:	UNUSED. Re	$ad = 0b, W_1$	rite = don't ca	are.				
Bit4:	PADC2: ADC	2 End Of C	onversion In	terrupt Priorit	y Control.			
	This bit sets th	ne priority o	f the ADC2	End of Conve	rsion interr	upt.		
	0: ADC2 End	of Convers	ion interrupt	set to low prie	ority.			
	1: ADC2 End	of Convers	ion interrupt	set to high pr	iority.			
Bit3:	PWADC2: AI	DC2 Window	w Compare I	nterrupt Prior	ity Control.			
	This bit sets th	ne priority o	f the ADC2	Window Com	pare interru	ıpt.		
	0: ADC2 Win	dow Compa	re interrupt	set to low pric	ority.			
	1: ADC2 Win	dow Compa	are interrupt	set to high pri-	ority.			
Bit2:	PT4: Timer 4	Interrupt Pr	iority Contro	ol.				
	This bit sets th	ne priority o	f the Timer 4	1 interrupt.				
	0: Timer 4 inte	errupt set to	low priority					
	1: Timer 4 inte	errupt set to	high priority	у.				
Bit1:	PADC0: ADC	0 End of Co	onversion Int	terrupt Priority	y Control.			
	This bit sets th	ne priority o	f the ADC0	End of Conve	rsion Interr	upt.		
	0: ADC0 End	of Convers	ion interrupt	set to low prie	ority.			
	1: ADC0 End	of Convers	ion interrupt	set to high pr	iority.			
Bit0:	PT3: Timer 3	Interrupt Pr	iority Contro	ol.	-			
	This bit sets th	ne priority o	f the Timer 3	3 interrupts.				
	0: Timer 3 inte							
	1: Timer 3 inte	errunt set to	high priority	7				



12.8. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 12.27 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the Flash memory saves power, similar to entering Idle mode. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

12.8.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 14 for more information on the use and configuration of the WDT.

12.8.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of $100 \,\mu s$.

C8051F120/1/2/3

C8051F124/5/6/7



Figure 12.27. PCON: Power Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-			-	-	-	STOP	IDLE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address: SFR Page:	0x87 All Pages
Bits7-3:	Reserved.							
Bit1:	STOP: STOP	Mode Selec	t.					
	Writing a '1' t	o this bit wi	ll place the C	CIP-51 into S	STOP mode.	This bit will	always read	' 0'.
	1: CIP-51 forc	ed into pow	er-down mod	le. (Turns of	f oscillator).		2	
Bit0:	IDLE: IDLE N	Aode Select			,			
	Writing a '1' t	o this bit wi	ll place the C	CIP-51 into I	DLE mode.]	This bit will	always read	ʻ0'.
	1: CIP-51 forc		•				•	
	peripherals rer		· ·		10 01 0, 0 <i>u</i>	••••••		, una un



13. MULTIPLY AND ACCUMULATE (MAC0)

The C8051F120/1/2/3 devices include a multiply and accumulate engine which can be used to speed up many mathematical operations. MAC0 contains a 16-by-16 bit multiplier and a 40-bit adder, which can perform integer or fractional multiply-accumulate and multiply operations on signed input values in two SYSCLK cycles. A rounding engine provides a rounded 16-bit fractional result after an additional (third) SYSCLK cycle. MAC0 also contains a 1bit arithmetic shifter that will left or right-shift the contents of the 40-bit accumulator in a single SYSCLK cycle. Figure 13.1 shows a block diagram of the MAC0 unit and its associated Special Function Registers.




Figure 13.1. MAC0 Block Diagram

13.1. Special Function Registers

There are thirteen Special Function Register (SFR) locations associated with MAC0. Two of these registers are related to configuration and operation, while the other eleven are used to store multi-byte input and output data for MAC0. The Configuration register MAC0CF (Figure 13.8) is used to configure and control MAC0. The Status register MAC0STA (Figure 13.9) contains flags to indicate overflow conditions, as well as zero and negative results. The 16-bit MAC0A (MAC0AH:MAC0AL) and MAC0B (MAC0BH:MAC0BL) registers are used as inputs to the multiplier. The MAC0 Accumulator register is 40 bits long, and consists of five SFRs: MAC0OVR, MAC0ACC3, MAC0ACC2, MAC0ACC1, and MAC0ACC0. The primary results of a MAC0 operation are stored in the Accumulator registers. If they are needed, the rounded results are stored in the 16-bit Rounding Register MAC0RND (MAC0RNDH:MAC0RNDL).



13.2. Integer and Fractional Math

C8051F120/1/2/3

C8051F124/5/6/7

MAC0 is capable of interpreting the 16-bit inputs stored in MAC0A and MAC0B as signed integers or as signed fractional numbers. When the MAC0FM bit (MAC0CF.1) is cleared to '0', the inputs are treated as 16-bit, 2's complement, integer values. After the operation, the accumulator will contain a 40-bit, 2's complement, integer value. Figure 13.2 shows how integers are stored in the SFRs.

Figure 13.2. Integer Mode Data Representation

MAC0A and MAC0B Bit Weighting

	High Byte									Low	Byte			
-(2 ¹⁵) 2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰

MAC0 Accumulator Bit Weighting

MAC0OVR	MAC0ACC3 : MAC0ACC2 : MAC0ACC1 : MAC0ACC0							
-(2 ³⁹) 2 ³⁸ 2 ³³ 2 ³²	2 ³¹ 2 ³⁰	2 ²⁹ 2 ²⁸	24	2 ³	2 ²	2 ¹	20	

When the MAC0FM bit is set to '1', the inputs are treated at 16-bit, 2's complement, fractional values. The decimal point is located between bits 15 and 14 of the data word. After the operation, the accumulator will contain a 40-bit, 2's complement, fractional value, with the decimal point located between bits 31 and 30. Figure 13.3 shows how fractional numbers are stored in the SFRs.

Figure 13.3. Fractional Mode Data Representation

MAC0A, and MAC0B Bit Weighting

High Byte						Low Byte									
-1	2-1	2 -2	2 ⁻³	2-4	2 -5	2-6	2-7	2-8	2-9	2-10	2-11	2 ⁻¹²	2 ⁻¹³	2 ⁻¹⁴	2 ⁻¹⁵

MAC0 Accumulator Bit Weighting

	MAC0OV	R		MA	AC0A0	CC3 :	MACO	ACC2 :	MAC0	ACC1	: MA	C0AC	C0
$ - (2^{\circ}) $	27 22	2 ²	2 ¹	2 ⁰	2-1	2-2	2 ⁻³	\mathbb{S}	2-27	2 ⁻²⁸	2-29	2-30	2 ⁻³¹

MACORND Bit Weighting

High Byte						Low Byte										
* -2	1	2-1	2-2	2 ⁻³	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2 ⁻¹²	2 ⁻¹³	2-14	2-15

* The MAC0RND register contains the 16 LSBs of a two's complement number. The MAC0N Flag can be used to determine the sign of the MAC0RND register.



13.3. Operating in Multiply and Accumulate Mode

MAC0 operates in Multiply and Accumulate (MAC) mode when the MACOMS bit (MAC0CF.0) is cleared to '0'. When operating in MAC mode, MAC0 performs a 16-by-16 bit multiply on the contents of the MAC0A and MAC0B registers, and adds the result to the contents of the 40-bit MAC0 accumulator. Figure 13.4 shows the MAC0 pipeline. There are three stages in the pipeline, each of which takes exactly one SYSCLK cycle to complete. The MAC operation is initiated with a write to the MAC0BL register. After the MAC0BL register is written, MAC0A and MAC0B are multiplied on the first SYSCLK cycle. During the second stage of the MAC0 pipeline, the results of the multiplication are added to the current accumulator contents, and the result of the addition is stored in the MAC0 accumulator. The status flags in the MAC0STA register are set after the end of the second pipeline stage. During the second stage of the pipeline, the next multiplication can be initiated by writing to the MAC0BL register, if it is desired. The rounded (and optionally, saturated) result is available in the MAC0RNDH and MAC0RNDL registers at the end of the third pipeline stage. If the MAC0CA bit (MAC0CF.3) is set to '1' when the MAC operation is initiated, the accumulator and all MAC0STA flags will be cleared to zero during the first pipeline stage (before the multiplication results are added).




Figure 13.4. MAC0 Pipeline

13.4. Operating in Multiply Only Mode

MAC0 operates in Multiply Only mode when the MAC0MS bit (MAC0CF.0) is set to '1'. Multiply Only mode is identical to Multiply and Accumulate mode, except that the multiplication result is added with a value of zero before being stored in the MAC0 accumulator (i.e. it overwrites the current accumulator contents). The result of the multiplication is available in the MAC0 accumulator registers at the end of the second MAC0 pipeline stage (two SYSCLKs after writing to MAC0BL). As in MAC mode, the rounded result is available in the MAC0 Rounding Registers after the third pipeline stage. Note that in Multiply Only mode, the MAC0HO flag is not affected.

13.5. Accumulator Shift Operations

MAC0 contains a 1-bit arithmetic shift function which can be used to shift the contents of the 40-bit accumulator left or right by one bit. The accumulator shift is initiated by writing a '1' to the MAC0SC bit (MAC0CF.5), and takes one SYSCLK cycle (the rounded result is available in the MAC0 Rounding Registers after a second SYSCLK cycle). The direction of the arithmetic shift is controlled by the MAC0SD bit (MAC0CF.4). When this bit is cleared to '0', the MAC0 accumulator will shift left. When the MAC0SD bit is set to '1', the MAC0 accumulator will shift right. Rightshift operations are sign-extended with the current value of bit 39. Note that the status flags in the MAC0STA register are not affected by shift operations.

CYGNAL

13.6. Rounding and Saturation

C8051F120/1/2/3

C8051F124/5/6/7

A Rounding Engine is included, which can be used to provide a rounded result when operating on fractional numbers. MAC0 uses an unbiased rounding algorithm to round the data stored in bits 31-16 of the accumulator, as shown in Table 13.1. Rounding occurs during the third stage of the MAC0 pipeline, after any shift operation, or on a write to the LSB of the accumulator. The rounded results are stored in the rounding registers: MAC0RNDH (Figure 13.19) and MAC0RNDL (Figure 13.20). The accumulator registers are not affected by the rounding engine. Although rounding is primarily used for fractional data, the data in the rounding registers is updated in the same way when operating in integer mode.

Accumulator Bits 15-0 (MAC0ACC1:MAC0ACC0)	Accumulator Bits 31-16 (MAC0ACC3:MAC0ACC2)	Rounding Direction	Rounded Results (MAC0RNDH:MAC0RNDL)
Greater Than 0x8000	Anything	Up	(MAC0ACC3:MAC0ACC2) + 1
Less Than 0x8000	Anything	Down	(MAC0ACC3:MAC0ACC2)
Equal To 0x8000	Odd (LSB = 1)	Up	(MAC0ACC3:MAC0ACC2) + 1
Equal To 0x8000	Even (LSB = 0)	Down	(MAC0ACC3:MAC0ACC2)

The rounding engine can also be used to saturate the results stored in the rounding registers. If the MAC0SAT bit is set to '1' and the rounding register overflows, the rounding registers will saturate. When a positive overflow occurs, the rounding registers will show a value of 0x7FFF when saturated. For a negative overflow, the rounding registers will show a value of 0x8000 when saturated. If the MAC0SAT bit is cleared to '0', the rounding registers will not saturate.

13.7. Usage Examples

This section details some software examples for using MAC0. Figure 13.5 shows a series of two MAC operations using fractional numbers. Figure 13.6 shows a single operation in Multiply Only mode with integer numbers. The last example, shown in Figure 13.7, demonstrates how the left-shift and right-shift operations can be used to modify the accumulator. All of the examples assume that all of the flags in the MAC0STA register are initially set to '0'.

Figure 13.5. Multiply and Accumulate Example

The example below implements the equation:

```
(0.5 \times 0.25) + (0.5 \times -0.25) = 0.125 - 0.125 = 0.0
```

MOV	MACOCF, #0Ah	; Set to Clear Accumulator, Use fractional numbers
MOV	MACOAH, #40h	; Load MACOA register with 4000 hex = 0.5 decimal
MOV	MACOAL, #00h	
MOV	MACOBH, #20h	; Load MACOB register with 2000 hex = 0.25 decimal
MOV	MACOBL, #00h	; This line initiates the first MAC operation
MOV	MACOBH, #EOh	; Load MACOB register with E000 hex = -0.25 decimal
MOV	MACOBL, #00h	; This line initiates the second MAC operation
NOP		
NOP		; After this instruction, the Accumulator should be equal to 0,
		; and the MACOSTA register should be 0x04, indicating a zero
NOP		; After this instruction, the Rounding register is updated
NOP		



Figure 13.6. Multiply Only Example

The example below implements the equation:

 $4660 \times -292 = -1360720$

MOV	MACOCF, #01h	; Use integer numbers, and multiply only mode (add to zero)
MOV	MACOAH, #12h	; Load MACOA register with 1234 hex = 4660 decimal
MOV	MACOAL, #34h	
MOV	MACOBH, #FEh	; Load MACOB register with FEDC hex = -292 decimal
MOV	MACOBL, #DCh	; This line initiates the Multiply operation
NOP		
NOP		; After this instruction, the Accumulator should be equal to
		; FFFFEB3CB0 hex = -1360720 decimal. The MAC0STA register should
		; be 0x01, indicating a negative result.
NOP		; After this instruction, the Rounding register is updated

Figure 13.7. MAC0 Accumulator Shift Example

The example below shifts the MAC0 accumulator left one bit, and then right two bits:

MOV	MACOOVR, #40h	; The next few instructions load the accumulator with the value
MOV	MACOACC3, #88h	; 4088442211 Hex.
MOV	MAC0ACC2, #44h	
MOV	MAC0ACC1, #22h	
MOV	MAC0ACC0, #11h	
MOV	MACOCF, #20h	; Initiate a Left-shift
NOP		; After this instruction, the accumulator should be 0x8110884422
NOP		; The rounding register is updated after this instruction
MOV	MACOCF, #30h	; Initiate a Right-shift
MOV	MACOCF, #30h	; Initiate a second Right-shift
NOP		; After this instruction, the accumulator should be 0xE044221108
NOP		; The rounding register is updated after this instruction

C8051F120/1/2/3

C8051F124/5/6/7

CYGNAL

Figure 13.8. MAC0CF: MAC0 Configuration Register


R	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	MAC0SC	MAC0SD	MAC0CA	MAC0SAT	MAC0FM	MAC0MS	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address:	0xC3
							SFR Page:	3
Bits 7-6:	UNUSED: Re	ead = 00b. W	rite = don't	care.				
Bit 5:	MAC0SC: Ad							
	When set to 1				ter will be sh	ifted during	the next SYS	CLK cycle.
	The direction			-		-		·
	This bit is cle							
Bit 4:	MAC0SD: A	ccumulator S	hift Directio	on.				
	This bit control	ols the direct	ion of the ac	cumulator s	hift activated	by the MAC	COSC bit.	
	0: MAC0 Acc	cumulator wi	ll be shifted	left.				
	1: MAC0 Acc			right.				
Bit 3:	MAC0CA: C							
	This bit is use							
	When set to '			or will be cl	eared to zero	and the MA	C0 Status reg	gister will be
	reset during the					_		
	This bit will b				e reset is con	nplete.		
Bit 2:	MACOSAT: S				· · · · · · · ·	C 1 · 1 · · ·	1 0 0	0 9
	This bit contr							
	occurs, the Ro						ation of the M	MACO Accu-
	mulator. See 0: Rounding I				bunding and	saturation.		
	1: Rounding I	-						
Bit 1:	MAC0FM: Fi	0						
Dit 1.	This bit select			and Fraction	al Mode for	MAC0 oper	ations	
	0: MAC0 ope		-		ui 1010 uu 101	in les spen		
	1: MAC0 ope							
Bit 0:	MACOMS: M							
	This bit select		IAC Mode a	nd Multiply	Only Mode.			
	0: MAC (Mul				•			
	1: Multiply O	nly Mode.	,					
N					.	.1		
Note: The	contents of thi	s register sho	ould not be c	hanged by so	ottware durin	ig the first tw	o MAC0 pip	beline stages.



Figure 13.9. MAC0STA: MAC0 Status Register

R	R	R	R	R/W	R/W	R/W	R/W	Reset Value		
-	-	-	-	MAC0HO	MAC0Z	MAC0SO	MACON	00000100		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address:	0xC0		
							SFR Page:	3		
 Bits 7-4: UNUSED: Read = 0000b, Write = don't care. Bit 3: MAC0HO: Hard Overflow Flag. This bit is set to '1' whenever an overflow out of the MAC0OVR register occurs during a MAC operation (i.e. when MAC0OVR changes from 0x7F to 0x80 or from 0x80 to 0x7F). The hard overflow flag must be cleared in software by directly writing it to '0', or by resetting the MAC0CCA hit is register MAC0CE 										
Bit 2:	MAC logic using the MAC0CA bit in register MAC0CF.									
Bit 1:	MAC0SO: Soft Overflow Flag. This bit is set to '1' when a MAC operation causes an overflow into the MAC0OVR register (i.e. when the MAC0OVR register is not equal to 0x00 or 0xFF). If the MAC0OVR register is equal to 0x00 or 0xFF after a MAC operation, this bit is cleared to '0'.									
Bit 0:	MAC0N: Neg If the MAC A this flag will b	ccumulator to be cleared to	ʻ0'.							
Note: The	contents of thi	s register sho	ould not be c	hanged by so	ftware durin	ng the first tw	o MAC0 pip	peline stages.		

Figure 13.10. MAC0AH: MAC0 A High Byte Register



C8051F120/1/2/3

C8051F124/5/6/7



Figure 13.11. MAC0AL: MAC0 A Low Byte Register




Figure 13.12. MAC0BH: MAC0 B High Byte Register




Figure 13.13. MAC0BL: MAC0 B Low Byte Register




Figure 13.14. MAC0ACC3: MAC0 Accumulator Byte 3 Register






Figure 13.15. MAC0ACC2: MAC0 Accumulator Byte 2 Register




Figure 13.16. MAC0ACC1: MAC0 Accumulator Byte 1 Register




Figure 13.17. MAC0ACC0: MAC0 Accumulator Byte 0 Register





Figure 13.18. MAC0OVR: MAC0 Accumulator Overflow Register



C8051F120/1/2/3

C8051F124/5/6/7



Figure 13.19. MACORNDH: MACO Rounding Register High Byte





Figure 13.20. MACORNDL: MACO Rounding Register Low Byte





14. RESET SOURCES

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution.
- Special Function Registers (SFRs) are initialized to their defined reset values.
- External port pins are forced to a known configuration.
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic 1's), activating internal weak pull-ups during and after the reset. For VDD Monitor resets, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator running at its lowest frequency. Refer to Section "15. OSCILLATORS" on page 173 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval (see Section "14.7. Watchdog Timer Reset" on page 169). Once the system clock source is stable, program execution begins at location 0x0000.

There are seven sources for putting the MCU into the reset state: power-on, power-fail, external /RST pin, external CNVSTR0 signal, software command, Comparator0, Missing Clock Detector, and Watchdog Timer. Each reset source is described in the following sections.




Figure 14.1. Reset Sources



14.1. Power-on Reset

The C8051F120/1/2/3/4/5/6/7 family incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above the V_{RST} level during power-up. See Figure 14.2 for timing diagram, and refer to Table 14.1 for the Electrical Characteristics of the power supply monitor circuit. The /RST pin is asserted low until the end of the 100 ms VDD Monitor timeout in order to allow the VDD supply to stabilize. The VDD Monitor reset is enabled and disabled using the external VDD monitor enable pin (MONEN).

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.




Figure 14.2. Reset Timing

14.2. Power-fail Reset

When a power-down transition or power irregularity causes VDD to drop below V_{RST} , the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state. When VDD returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 14.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag is set to logic 1, the data may no longer be valid.

14.3. External Reset

The external /RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the /RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pull-up and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The MCU will remain in reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.



14.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100 μ s, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC.2 (see Section "15. OSCILLATORS" on page 173) enables the Missing Clock Detector.

14.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN.7 (see Section "11. COMPARATORS" on page 111) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (CP0+ pin) is less than the inverting input voltage (CP0- pin), the MCU is put into the reset state. After a Comparator0 Reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

14.6. External CNVSTR0 Pin Reset

The external CNVSTR0 signal can be configured as a reset input by writing a '1' to the CNVRSEF flag (RSTSRC.6). The CNVSTR0 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217. Note that the Crossbar must be configured for the CNVSTR0 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. When configured as a reset, CNVSTR0 is active-low and level sensitive. CNVSTR0 cannot be used to start ADC0 conversions when it is configured as a reset source. After a CNVSTR0 reset, the CNVRSEF flag (RSTSRC.6) will read '1' signifying CNVSTR0 as the reset source; otherwise, this bit reads '0'. The state of the/ RST pin is unaffected by this reset.

14.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 14.3.

14.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



14.7.2. Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

CLR	EA	; disable all interrupts	
MOV	WDTCN,#0DEh	; disable software watchdog time	r
MOV	WDTCN,#0ADh		
SETB	EA	; re-enable interrupts	

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. This means that the prefetch engine should be enabled and interrupts should be disabled during this procedure to avoid any delay between the two writes.

14.7.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in the initialization code.

14.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

 $4^{3 + WDTCN[2-0]} \times T_{sysclk}$; where T_{sysclk} is the system clock period.

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
								xxxxx111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-				
							SFR Address:					
							SFR Page:	All Pages				
Bits7-0:	WDT Control Writing 0xA5 Writing 0xDE	both enable)xAD disable	es the WDT.						
	Writing 0xFF			ture.								
Bit4:	Watchdog Status Bit (when Read)											
	Reading the WDTCN.[4] bit indicates the Watchdog Timer Status.											
	0: WDT is inactive											
	1: WDT is active											
Bits2-0:	Watchdog Tin											
	The WDTCN.	.[2:0] bits set	the Watchd	og Timeout I	nterval. Whe	en writing the	ese bits, WD	TCN.7 must				
	be set to 0.											

Figure 14.3. WDTCN: Watchdog Timer Control Register



C8051F120/1/2/3 C8051F124/5/6/7

Figure 14.4. RSTSRC: Reset Source Register

R	R/W	R/W	R/W	R	R/W	R	R/W	Reset Value				
-	CNVRSEF	CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-				
							SFR Address					
							SFR Page:	0				
Bit7:	Reserved.											
Bit6:	CNVRSEF: (Convert Start	0 Reset Sou	rce Enable a	nd Flag							
		NVSTR0 is a			C							
	1: C	NVSTR0 is a	a reset sourc	e (active low).							
		ource of prio			0.							
		ource of prio										
Bit5:	CORSEF: Co	-		-								
		omparator0 i										
		omparator0 i			· · · · · · · · · · · · · · · · · · ·							
		ource of last			:0.							
D'4		ource of last		•								
Bit4:	SWRSF: Software Reset Force and Flag.											
	Write: 0: No effect.											
	1: Forces an internal reset. /RST pin is not effected.											
		Read: 0: Source of last reset was not a write to the SWRSF bit. 1: Source of last reset was a write to the SWRSF bit.										
Bit3:					wittsi on.							
DII.J.	WDTRSF: Watchdog Timer Reset Flag. 0: Source of last reset was not WDT timeout.											
	1: Source of last reset was WDT timeout.											
Bit2:	MCDRSF: Missing Clock Detector Flag.											
	Write: 0: Missing Clock Detector disabled.											
		-			rs a reset if a	missing clo	ck condition	is detected.				
	 Missing Clock Detector enabled; triggers a reset if a missing clock condition is detected. Read: 0: Source of last reset was not a Missing Clock Detector timeout. 											
				-								
Bit1:	1: Source of last reset was a Missing Clock Detector timeout. PORSF: Power-On Reset Flag.											
	Write: If the VDD monitor circuitry is enabled (by tying the MONEN pin to a logic high state), this											
	bit can be written to select or de-select the VDD monitor as a reset source.											
	0: De-select the VDD monitor as a reset source.											
	1: Select the VDD monitor as a reset source.											
	Important: At power-on, the VDD monitor is enabled/disabled using the external VDD monitor											
	enable pin (MONEN). The PORSF bit does not disable or enable the VDD monitor circuit. It											
		simply selects the VDD monitor as a reset source.										
		Read: This bit is set whenever a power-on reset occurs. This may be due to a true power-on reset or a VDD monitor reset. In either case, data memory should be considered indeterminate following the										
		r reset. In eit	ner case, dat	a memory sn	ould be consi	laerea inaet	erminate foll	owing the				
	reset.	last magat was	not a norma		monitor roco	4						
		0: Source of last reset was not a power-on or VDD monitor reset.1: Source of last reset was a power-on or VDD monitor reset.										
	Note: When		-			dotormino	0					
Bit0:	PINRSF: HW			ii other rese	t hags are m							
D 110.		o effect.	iug.									
		orces a Powe	r-On Reset	/RST is drive	en low.							
		ource of prio										
		~ ~ ~ PIIU										



Table 14.1. Reset Electrical Characteristics

-40°C to +85°C unless otherwise specified.

C8051F120/1/2/3

C8051F124/5/6/7

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
/RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, \text{VDD} = 2.7 \text{ V to } 3.6 \text{ V}$			0.6	V
/RST Input High Voltage		0.7 x VDD			V
/RST Input Low Voltage				0.3 x VDD	
/RST Input Leakage Current	/RST = 0.0 V		50		μΑ
VDD for /RST Output Valid		1.0			V
AV+ for /RST Output Valid		1.0			V
VDD POR Threshold (V _{RST})		2.40	2.55	2.70	V
Minimum /RST Low Time to Generate a System Reset		10			ns
Reset Time Delay	/RST rising edge after VDD crosses V_{RST} threshold	80	100	120	ms
Missing Clock Detector Timeout	Time from last system clock to reset initiation	100	220	500	μs



C8051F120/1/2/3 C8051F124/5/6/7

15. OSCILLATORS

C8051F120/1/2/3/4/5/6/7 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled, disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 15.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or the on-chip phase-locked loop (PLL). The internal oscillator's electrical specifications are given in Table 15.1 on page 173.




Figure 15.1. Oscillator Diagram

 Table 15.1. Oscillator Electrical Characteristics

-40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Calibrated Internal Oscillator		24	24.5	25	MHz
Frequency		24	24.5	23	IVITIZ
Internal Oscillator Supply Current (from VDD)	OSCICN.7 = 1		400		μΑ
External Clock Frequency		0		25	MHz
T _{XCH} (External Clock High Time)		18			ns
T _{XCL} (External Clock Low Time)		18			ns

15.1. Programmable Internal Oscillator

All C8051F12x devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 15.2. OSCICL is factory calibrated to obtain a 24.5 MHz frequency.

Electrical specifications for the precision internal oscillator are given in Table 15.1. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.

C8051F120/1/2/3

C8051F124/5/6/7



Figure 15.2. OSCICL: Internal Oscillator Calibration Register





Figure 15.3. OSCICN: Internal Oscillator Control Register

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value			
IOSCEN	IFRDY	-	-	-	-	IFCN1	IFCN0	11000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address	: 0x8A			
							SFR Page	F			
Bit 7:	IOSCEN: Inte	rnal Oscilla	or Enable E	Bit.							
	0: Internal Oscillator Disabled.										
	1: Internal Oscillator Enabled.										
Bit 6:	IFRDY: Internal Oscillator Frequency Ready Flag.										
	0: Internal Oscillator not running at programmed frequency.										
	1: Internal Os	cillator runn	ing at progra	ammed frequ	ency.						
Bits 5-2:	Reserved.		0 1 0		•						
Bits 1-0:	IFCN1-0: Internal Oscillator Frequency Control Bits.										
	00: Internal Oscillator is divided by 8.										
	01: Internal Oscillator is divided by 4.										
	10: Internal Oscillator is divided by 2.										
	11: Internal Oscillator is divided by 1.										
			•								



Figure 15.4. CLKSEL: System Clock Selection Register



15.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 15.1. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 and/or XTAL1 pin(s) as shown in Option 2, 3, or 4 of Figure 15.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 15.5).

15.3. System Clock Selection

The CLKSL1-0 bits in register CLKSEL select which oscillator source generates the system clock. CLKSL1-0 must be set to '01' for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals, such as the timers and PCA, when the internal oscillator or the PLL is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillators or the PLL, so long as the selected oscillator source is enabled and settled. The internal oscillator requires little start-up time, and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time. The PLL also requires time to lock onto the desired frequency, and the PLL Lock Flag (PLLLCK in register PLL0CN) is set to '1' by hardware once the PLL is locked on the correct frequency.



Figure 15.5. OSCXCN: External Oscillator Control Register

R	R/W	R/W	R/W	R	R/W	R/W	R/W Reset V					
XTLVL	D XOSCMD2	XOSCMD1	XOSCMD0	-	XFCN2	XFCN	1 XFCN0 00000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address: 0x8C SFR Page: F					
Bit7:	XTLVLD: Cr	ystal Oscillat	or Valid Flag.									
	XTLVLD: Crystal Oscillator Valid Flag. (Valid only when XOSCMD = 11x.)											
	0: Crystal Oso	cillator is unu	used or not yet s	stable.								
	•		ning and stable									
Bits6-4:			scillator Mode	Bits.								
		00x: External Oscillator circuit off.										
	010: External CMOS Clock Mode (External CMOS Clock input on XTAL1 pin).											
		011: External CMOS Clock Mode with divide by 2 stage (External CMOS Clock input on XTAL1										
	pin).	aillatan Mad	a with divida h	···) ata aa								
	10x: RC/C 0s 110: Crystal 0		e with divide by	y ∠ stage								
	•		de with divide	hv 2 staa	e							
Bit3:	•		rite = don't care		с.							
Bits2-0:			ator Frequency		Bits.							
	000-111: see t											
	XFCN	Crystal (X	OSCMD = 11x) RC (XOSCMD =	10x)	C (XOSCMD = 10x)					
	000	•	32kHz	· - ·	f≤25kHz	- /	K Factor = 0.87					
	001	32kHz	<f≤84khz< td=""><td>25</td><td>$Hz < f \le 50k$</td><td>Hz</td><td>K Factor $= 2.6$</td></f≤84khz<>	25	$Hz < f \le 50k$	Hz	K Factor $= 2.6$					
	010		< f ≤ 225kHz	50k	$Hz < f \le 100$	kHz	K Factor $= 7.7$					
	011	225kHz	< f ≤ 590kHz	100	$Hz < f \le 200$	kHz	K Factor = 22					
	100	590kHz	< f≤1.5MHz	200	$Hz < f \le 400$	kHz	K Factor = 65					
	101	1.5MHz	$z < f \le 4MHz$	400	$Hz < f \le 800$	kHz	K Factor = 180					
	110	4MHz ·	$< f \le 10 MHz$	8001	$Hz < f \le 1.6$	MHz	K Factor = 664					
	111	10MHz	< f ≤ 30MHz	1.6N	$fHz < f \le 3.2$	MHz	K Factor = 1590					
CRYSTA		N value to ma	atch crystal freq	luency.	,)						
	DE (Circuit from	n Figure 15.1	, Option 2; XO		10x)							
RC MOI			tab fragman									
RC MOI	Choose XFC	N value to ma		range:								
RC MOI	Choose XFCN $f = 1.23(10^3)$	N value to ma / (R * C) , wh	nere	range:								
RC MOI	Choose XFCN $f = 1.23(10^3)$ f = frequency	N value to ma / (R * C) , wh of oscillation	nere	range:								
RC MOI	Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor	N value to ma / (R * C) , wh of oscillation value in pF	nere n in MHz	range:								
RC MOI	Choose XFCN $f = 1.23(10^3)$ f = frequency	N value to ma / (R * C) , wh of oscillation value in pF	nere n in MHz	range:								
	Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up reference	N value to ma / (R * C), wh of oscillation value in pF esistor value	here 1 in MHz in kΩ		0x)							
	Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up reference E (Circuit from 2)	V value to ma / (R * C), wh of oscillation value in pF esistor value Figure 15.1,	here 1 in MHz in kΩ Option 3; XOS0	CMD = 1	· · · · · · · · · · · · · · · · · · ·							
	Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up reference E (Circuit from 2)	V value to ma / (R * C), wh of oscillation value in pF esistor value Figure 15.1, v ctor (KF) for	here h in MHz in kΩ Option 3; XOS the oscillation f	CMD = 1	· · · · · · · · · · · · · · · · · · ·							
	Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up reserved Circuit from T Choose K Fac	V value to ma / (R * C), wh of oscillation value in pF esistor value Figure 15.1, ' etor (KF) for VDD , wher	here h in MHz in k Ω Option 3; XOS the oscillation f e	CMD = 1	· · · · · · · · · · · · · · · · · · ·							



15.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 15.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in Figure 15.5 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is enabled, the oscillator amplitude detection circuit requires a settle time to achieve proper bias. Waiting at least 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator.
Step 2. Wait at least 1 ms.
Step 3. Poll for XTLVLD => '1'.
Step 4. Switch the system clock to the external oscillator.

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

15.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 15.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let $R = 246 \text{ k}\Omega$ and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 * 50] = 0.1 MHz = 100 kHz$

Referring to the table in Figure 15.5, the required XFCN setting is 010.

15.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 15.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0 V and C = 50 pF:

f = KF / (C * VDD) = KF / (50 * 3)f = KF / 150

If a frequency of roughly 50 kHz is desired, select the K Factor from the table in Figure 15.5 as KF = 7.7:

f = 7.7 / 150 = 0.051 MHz, or 51 kHz

Therefore, the XFCN value to use in this example is 010.



15.7. Phase-Locked Loop (PLL)

The C8051F12x Family include a Phase-Locked-Loop (PLL), which is used to multiply the internal oscillator or an external clock source to achieve higher CPU operating frequencies. The PLL circuitry is designed to produce an output frequency between 25 MHz and 100 MHz, from a divided reference frequency between 5 MHz and 30 MHz. A block diagram of the PLL is shown in Figure 15.6.




Figure 15.6. PLL Block Diagram

15.7.1. PLL Input Clock and Pre-divider

The PLL circuitry can derive its reference clock from either the internal oscillator or an external clock source. The PLLSRC bit (PLL0CN.2) controls which clock source is used for the reference clock (see Figure 15.7). If PLLSRC is set to '0', the internal oscillator source is used. Note that the internal oscillator divide factor (as specified by bits IFCN1-0 in register OSCICN) will also apply to this clock. When PLLSRC is set to '1', an external oscillator source will be used. The external oscillator should be active and settled before it is selected as a reference clock for the PLL circuit. The reference clock is divided down prior to the PLL circuit, according to the contents of the PLLM4-0 bits in the PLL Pre-divider Register (PLL0DIV), shown in Figure 15.8.

15.7.2. PLL Multiplication and Output Clock

The PLL circuitry will multiply the divided reference clock by the multiplication factor stored in the PLL0MUL register shown in Figure 15.9. To accomplish this, it uses a feedback loop consisting of a phase/frequency detector, a loop filter, and a current-controlled oscillator (ICO). It is important to configure the loop filter and the ICO for the correct frequency ranges. The PLLLP3-0 bits (PLL0FLT.3-0) should be set according to the divided reference clock frequency. Likewise, the PLLICO1-0 bits (PLL0FLT.5-4) should be set according to the desired output frequency range. Figure 15.10 describes the proper settings to use for the PLLLP3-0 and PLLICO1-0 bits. When the PLL is locked and stable at the desired frequency, the PLLLCK bit (PLL0CN.5) will be set to a '1'. The resulting PLL frequency will be set according to the equation:

PLL Frequency = Reference Frequency
$$\times \frac{PLLN}{PLLM}$$

Where "Reference Frequency" is the selected source clock frequency, PLLN is the PLL Multiplier, and PLLM is the PLL Pre-divider.



15.7.3. Powering on and Initializing the PLL

To set up and use the PLL as the system clock after power-up of the device, the following procedure should be implemented:

- Step 1. Ensure that the reference clock to be used (internal or external) is running and stable.
- Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired clock source for the PLL.
- Step 3. Program the FLASH read timing bits, FLRT (FLSCL.5-4) to the appropriate value for the new clock rate (see Section "16. FLASH MEMORY" on page 185).
- Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to '1'.
- Step 5. Program the PLL0DIV register to produce the divided reference frequency to the PLL.
- Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate range for the divided reference frequency.
- Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate range for the PLL output frequency.
- Step 8. Program the PLL0MUL register to the desired clock multiplication factor.
- Step 9. Wait at least 5 μ s, to provide a fast frequency lock.
- Step 10. Enable the PLL by setting PLLEN (PLLOCN.1) to '1'.
- Step 11. Poll PLLLCK (PLL0CN.4) until it changes from '0' to '1'.
- Step 12. Switch the System Clock source to the PLL using the CLKSEL register.

If the PLL characteristics need to be changed when the PLL is already running, the following procedure should be implemented:

- Step 1. The system clock should first be switched to either the internal oscillator or an external clock source that is running and stable, using the CLKSEL register.
- Step 2. Ensure that the reference clock to be used for the new PLL setting (internal or external) is running and stable.
- Step 3. Set the PLLSRC bit (PLL0CN.2) to select the new clock source for the PLL.
- Step 4. If moving to a faster frequency, program the FLASH read timing bits, FLRT (FLSCL.5-4) to the appropriate value for the new clock rate (see Section "16. FLASH MEMORY" on page 185).
- Step 5. Disable the PLL by setting PLLEN (PLL0CN.1) to '0'.
- Step 6. Program the PLL0DIV register to produce the divided reference frequency to the PLL.
- Step 7. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate range for the divided reference frequency.
- Step 8. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate range for the PLL output frequency.
- Step 9. Program the PLL0MUL register to the desired clock multiplication factor.
- Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to '1'.
- Step 11. Poll PLLLCK (PLL0CN.4) until it changes from '0' to '1'.
- Step 12. Switch the System Clock source to the PLL using the CLKSEL register.
- Step 13. If moving to a slower frequency, program the FLASH read timing bits, FLRT (FLSCL.5-4) to the appropriate value for the new clock rate (see Section "16. FLASH MEMORY" on page 185).

To shut down the PLL, the system clock should be switched to the internal oscillator or a stable external clock source, using the CLKSEL register. Next, disable the PLL by setting PLLEN (PLL0CN.1) to '0'. Finally, the PLL can be powered off, by setting PLLPWR (PLL0CN.0) to '0'. Note that the PLLEN and PLLPWR bits can be cleared at the same time.

C8051F120/1/2/3

C8051F124/5/6/7



Figure 15.7. PLL0CN: PLL Control Register

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	PLLLCK	0	PLLSRC	PLLEN	PLLPWR	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address:	0x89				
							SFR Page:	F				
		1 0001										
Bits 7-5:	UNUSED: Re		Write = don't	care.								
Bit 4:	PLLCK: PLL Lock Flag.											
	0: PLL Frequency is not locked.											
	1: PLL Frequency is locked.											
Bit 3:	RESERVED.	Must write	to '0'.									
Bit 2:	PLLSRC: PLL Reference Clock Source Select Bit.											
	0: PLL Reference Clock Source is Internal Oscillator.											
	1: PLL Reference Clock Source is External Oscillator.											
Bit 1:	PLLEN: PLL	Enable Bit.										
	0: PLL is held in reset.											
	1: PLL is enabled. PLLPWR must be '1'.											
Bit 0:	PLLPWR: PL											
	0: PLL bias generator is de-activated. No static power is consumed.											
	1: PLL bias generator is active. Must be set for PLL to operate.											
	1.1 22 0145 8		•••••••••••••••••••••••••••••••••••••••		e to operate.							

Figure 15.8. PLL0DIV: PLL Pre-divider Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	PLLM4	PLLM3	PLLM2	PLLM1	PLLM0	00000001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits 7-5:	UNUSED: Re	ad = 000b;	Write = don't	t care.				
Bits 4-0:	PLLM4-0: PL	L Reference	e Clock Pre-d	livider.				
	These bits sele reference cloc will be divide	k will be di					•	



Figure 15.9. PLL0MUL: PLL Clock Scaler Register




Figure 15.10. PLL0FLT: PLL Filter Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	PLLICO1	PLLICO0	PLLLP3	PLLLP2	PLLLP1	PLLLP0	00110001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address: SFR Page:	
Bits 7-6:	UNUSED: F	Read = $00b; W$	/rite = don't d	care.				
Bits 5-4:		: PLL Current			ntrol Bits.			
	Selection is	based on the o	lesired outpu	t frequency,	according to	the followir	ng table:	
	I	PLL Output	Clock		PLLIC	01-0		
		65 - 100 M	Hz		00			
		45 - 80 MI	Ηz		01			
		30 - 60 MI	Ηz		10			
		25 - 50 MI	Ηz		11			
Bits 3-0:	Selection is	PLL Loop Fil based on the o	livided PLL			-	owing table:	
			PLLL					
	Divide	d PLL Refer						
	Divide	19 - 30 MI	łz		000			
	Divide	19 - 30 MH 12.2 - 19.5 N	Hz MHz		000	1		
	Divide	19 - 30 MH 12.2 - 19.5 M 7.8 - 12.5 M	Hz MHz IHz		000 001 011	1		
	Divide	19 - 30 MH 12.2 - 19.5 N	Hz MHz IHz		000	1		





Table 15.2. PLL Frequency Characteristics

-40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Frequency		5		30	MHz
(Divided Reference Frequency)		5		30	WITTZ
PLL Output Frequency		25		100	MHz
(C8051F120/1/2/3)		20		100	WIIIZ
PLL Output Frequency		25		50	MHz
(C8051F124/5/6/7)		20		50	101112

Table 15.3. PLL Lock Timing Characteristics

-40°C to +85°C unless otherwise specified

INPUT	MULTIPLIER	PLLOFLT	OUTPUT	MIN	ТҮР	MAX	UNITS
FREQUENCY	(PLL0MUL)	SETTING	FREQUENCY				
	20	0x0F	100 MHz		202		μs
	13	0x0F	65 MHz		115		μs
	16	0x1F	80 MHz		241		μs
5 MHz	9	0x1F	45 MHz		116		μs
JIVIIIZ	12	0x2F	60 MHz		258		μs
	6	0x2F	30 MHz		112		μs
	10	0x3F	50 MHz		263		μs
	5	0x3F	25 MHz		113		μs
	4	0x01	100 MHz		42		μs
	2	0x01	50 MHz		33		μs
	3	0x11	75 MHz		48		μs
25 MHz	2	0x11	50 MHz		17		μs
25 WIIIZ	2	0x21	50 MHz		42		μs
	1	0x21	25 MHz		33		μs
	2	0x31	50 MHz		60		μs
	1	0x31	25 MHz		25		μs







Notes





C8051F120/1/2/3 C8051F124/5/6/7

16. FLASH MEMORY

The C8051F12x family includes 128k + 256 bytes of on-chip, reprogrammable FLASH memory for program code and non-volatile data storage. The FLASH memory can be programmed in-system through the JTAG interface, or by software using the MOVX write instructions. Once cleared to logic 0, a FLASH bit must be erased to set it back to logic 1. Bytes should be erased (set to 0xFF) before being reprogrammed. FLASH write and erase operations are automatically timed by hardware for proper execution. During a FLASH erase or write, the FLBUSY bit in the FLSTAT register is set to '1' (see Figure 17.8). During this time, instructions that are located in the prefetch buffer or the branch target cache can be executed, but the processor will stall until the erase or write is completed if instruction data must be fetched from FLASH memory. Interrupts that have been pre-loaded into the branch target cache can also be serviced at this time, if the current code is also executing from the prefetch engine or cache memory. Any interrupts that are not pre-loaded into cache, or that occur while the core is halted, will be held in a pending state during the FLASH write/erase operation, and serviced in priority order once the FLASH operation has completed. Refer to Table 16.1 for the electrical characteristics of the FLASH memory.

16.1. Programming The Flash Memory

The simplest means of programming the FLASH memory is through the JTAG interface using programming tools provided by Cygnal or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program FLASH memory, see Section "26. JTAG (IEEE 1149.1)" on page 315.

The FLASH memory can be programmed from software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to FLASH memory using MOVX, FLASH write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. This directs the MOVX writes to FLASH memory instead of to XRAM, which is the default target. The PSWE bit remains set until cleared by software. To avoid errant FLASH writes, it is recommended that interrupts be disabled while the PSWE bit is logic 1.

FLASH memory is read using the MOVC instruction. MOVX reads are always directed to XRAM, regardless of the state of PSWE.

The COBANK bits in the PSBANK register (Figure 12.3) determine which of the upper three FLASH banks are mapped to the address range 0x08000 to 0x0FFFF for FLASH writes, reads and erases.

<u>NOTE</u>: To ensure the integrity of FLASH memory contents, it is strongly recommended that the on-chip VDD monitor be enabled by connecting the VDD monitor enable pin (MONEN) to VDD in any system that writes and/or erases FLASH memory from software. See "RESET SOURCES" on page 167 for more information.

A write to FLASH memory can clear bits but cannot set them; only an erase operation can set bits in FLASH. A byte location to be programmed must be erased before a new value can be written.

16.1.1. Non-volatile Data Storage

The FLASH memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written and erased using the MOVX write instruction (as described in Section 16.1.2 and Section 16.1.3) and read using the MOVC instruction. The COBANK bits in register PSBANK (Figure 12.3) control which portion of the FLASH memory is targeted by writes and erases of addresses above 0x07FFF.

Two additional 128-byte sectors (256 bytes total) of FLASH memory are included for non-volatile data storage. The smaller sector size makes them particularly well suited as general purpose, non-volatile scratchpad memory. Even though FLASH memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facili-

C8051F120/1/2/3 C8051F124/5/6/7



tates updating data without wasting program memory or RAM space. The 128-byte sectors are double-mapped over the 128k byte FLASH memory for MOVC reads and MOVX writes only; their addresses range from 0x00 to 0x7F and from 0x80 to 0xFF (see Figure 16.2). To access the 128-byte sectors, the SFLE bit in PSCTL must be set to logic 1. Code execution from the 128-byte Scratchpad areas is not possible. The 128-byte sectors can be erased individually, or both at the same time. To erase both sectors simultaneously, the address 0x0400 should be targeted during the erase operation with SFLE set to '1'. See Figure 16.1 for the memory map under different COBANK and SFLE settings.

Figure 16.1. FLASH Memory Map for MOVC Read and MOVX Write Operations

COBANK = 0	SFLI COBANK = 1	= = 0 COBANK = 2	COBANK = 3	SFLE = 1	Internal Address
Bank 0	Bank 1	Bank 2	Bank 3	Undefined	0xFFFF 0x8000
Bank 0	Bank 0	Bank 0	Bank 0	Scratchpad Areas (2)	0x7FFF 0x00FF 0x0000

16.1.2. Erasing FLASH Pages From Software

When erasing FLASH memory, an entire page is erased (all bytes in the page are set to 0xFF). The 128k byte FLASH memory is organized in 1024-byte pages. The 256 bytes of Scratchpad area (addresses 0x20000 to 0x200FF) consists of two 128 byte pages. To erase any FLASH page, the FLWE, PSWE, and PSEE bits must be set to '1', and a byte must be written using a MOVX instruction to any address within that page. The following is the recommended procedure for erasing a FLASH page from software:

- Step 1. Disable interrupts.
- Step 2. If erasing a page in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
- Step 3. If erasing a page in the Scratchpad area, set the SFLE bit (PSCTL.2).
- Step 4. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
- Step 5. Set PSEE (PSCTL.1) to enable FLASH erases.
- Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
- Step 7. Use the MOVX instruction to write a data byte to any location within the page to be erased.
- Step 8. Clear PSEE to disable FLASH erases.
- Step 9. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 10. Clear the FLWE bit, to disable FLASH writes/erases.
- Step 11. If erasing a page in the Scratchpad area, clear the SFLE bit.
- Step 12. Re-enable interrupts.



16.1.3. Writing FLASH Memory From Software

Bytes in FLASH memory can be written one byte at a time, or in small blocks. The CHBLKW bit in register CCH0CN (Figure 17.4) controls whether a single byte or a block of bytes is written to FLASH during a write operation. When CHBLKW is cleared to '0', the FLASH will be written one byte at a time. When CHBLKW is set to '1', the FLASH will be written in blocks of four bytes for addresses in code space, or blocks of two bytes for addresses in the Scratchpad area. Block writes are performed in the same amount of time as single byte writes, which can save time when storing large amounts of data to FLASH memory.

For single-byte writes to FLASH, bytes are written individually, and the FLASH write is performed after each MOVX write instruction. The recommended procedure for writing FLASH in single bytes is:

- Step 1. Disable interrupts.
- Step 2. Clear CHBLKW (CCH0CN.0) to select single-byte write mode.
- Step 3. If writing to bytes in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
- Step 4. If writing to bytes in the Scratchpad area, set the SFLE bit (PSCTL.2).
- Step 5. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
- Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
- Step 7. Use the MOVX instruction to write a data byte to the desired location (repeat as necessary).
- Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 9. Clear the FLWE bit, to disable FLASH writes/erases.
- Step 10. If writing to bytes in the Scratchpad area, clear the SFLE bit.
- Step 11. Re-enable interrupts.

For block FLASH writes, the FLASH write procedure is only performed after the last byte of each block is written with the MOVX write instruction. When writing to addresses located in any of the four code banks, a FLASH write block is four bytes long, from addresses ending in 00b to addresses ending in 11b. Writes must be performed sequentially (i.e. addresses ending in 00b, 01b, 10b, and 11b must be written in order). The FLASH write will be performed following the MOVX write that targets the address ending in 11b. When writing to addresses located in the FLASH Scratchpad area, a FLASH block is two bytes long, from addresses ending in 0b to addresses ending in 1b. The FLASH write will be performed following the MOVX write that targets the address ending in 0b to addresses ending in 1b. The FLASH write will be performed following the MOVX write that targets the address ending in 0b to addresses ending in 1b. The FLASH write will be performed following the MOVX write that targets the address ending in 0b to addresses ending in 1b. The FLASH write will be performed following the MOVX write that targets the address ending in 1b. If any bytes in the block do not need to be updated in FLASH, they should be written to 0xFF. The recommended procedure for writing FLASH in blocks is:

- Step 1. Disable interrupts.
- Step 2. Set CHBLKW (CCH0CN.0) to select block write mode.
- Step 3. If writing to bytes in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
- Step 4. If writing to bytes in the Scratchpad area, set the SFLE bit (PSCTL.2).
- Step 5. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
- Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
- Step 7. Use the MOVX instruction to write data bytes to the desired block. The data bytes must be written sequentially, and the last byte written must be the high byte of the block (see text for details, repeat as necessary).
- Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 9. Clear the FLWE bit, to disable FLASH writes/erases.
- Step 10. If writing to bytes in the Scratchpad area, clear the SFLE bit.
- Step 11. Re-enable interrupts.

C8051F120/1/2/3 C8051F124/5/6/7



Write/Erase timing is automatically controlled by hardware. Note that 1024 bytes beginning at location 0x1FC00 are reserved. FLASH writes and erases targeting the reserved area should be avoided.

Table 16.1. FLASH Electrical Characteristics

VDD = 2.7 to 3.6 V; -40°C to +85°C


PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Endurance		20k	100k		Erase/Write
Erase Cycle Time		10	12	14	ms
Write Cycle Time		40	50	60	μs

16.2. Security Options

The CIP-51 provides security options to protect the FLASH memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0), Program Store Erase Enable (PSCTL.1), and Flash Write/Erase Enable (FLACL.0) bits protect the FLASH memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can write or erase the FLASH memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0x1FBFF and 0x1FBFE protect the FLASH program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 16k-byte block of memory. Access to the scratchpad area can only be locked by locking all other FLASH blocks. Clearing a bit to logic 0 in a Read Lock Byte prevents the corresponding block of FLASH memory from being read across the JTAG interface. Clearing a bit in the Write/Erase Lock Byte protects the block from JTAG erasures and/or writes. The Read Lock Byte is at location 0x1FBFF. The Write/Erase Lock Byte is located at 0x1FBFE. Figure 16.2 shows the location and bit definitions of the security bytes. The 1024-byte sector containing the lock bytes can be written to, but not erased by software. An attempted read of a read-locked byte returns undefined data. Debugging code in a read-locked sector is not possible through the JTAG interface. **To ensure protection from external access, the block containing the lock bytes (1C000-1BFFF) must be write/erase locked by clearing the MSB of byte 0x1FBFE.**





The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. Important Note: The only means of removing a lock once the MSB of the write/erase lock security byte is set is to erase the entire program memory space by performing a JTAG erase operation (i.e. cannot be done in user firmware). Addressing either security byte while performing a JTAG erase operation will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-security byte in the 0x1F800-0x1FBFF page is addressed during the JTAG erasure, only that page (including the security bytes) will be erased.

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



The FLASH Access Limit security feature (see Figure 16.2) protects proprietary program code and data from being read by software running on the C8051F120/1/2/3/4/5/6/7. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 17-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x00000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will return indeterminate data.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the value-added firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read or change the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the FLASH Access Register. The 8 MSBs of the 17-bit SRL address are determined by the setting of the FLACL register. Thus, the SRL can be located on 512-byte boundaries anywhere in program memory space. However, the 1024-byte erase sector size essentially requires that a 1024 boundary be used. The contents of a non-initialized FLACL security byte are 0x00, thereby setting the SRL address to 0x00000 and allowing read access to all locations in program memory space by default.





Figure 16.3. FLACL: FLASH Access Limit



Figure 16.4. FLSCL: FLASH Memory Control



C8051F120/1/2/3

C8051F124/5/6/7



Figure 16.5. PSCTL: Program Store Read/Write Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	SFLE	PSEE	PSWE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							SFR Address SFR Page	
D:4= 7 2.	INUSED D.	- 1 - 00000	- W:40 - 40				Siltinge	
Bits 7-3:	UNUSED. Re		,					
Bit 2:	SFLE: Scratch	1	•			0	1 1.	41 4 120
	When this bit	· ·						
	byte Scratchp				-			
	range 0x00-0x		-		-			
	simultaneousl	y erase both	Scratchpad a	areas). Reads	s/Writes out o	of this range	will yield u	ndefined
	results.	2						
	0: FLASH acc				•	-		ctor.
	1: FLASH ac			irected to the	e two 128 by	te Scratchpa	d sectors.	
Bit 1:	PSEE: Progra							
	Setting this bi							
	PSWE bit is a							
	will erase the				•			
	the data byte					containing t	he Read Lo	ck Byte and
	Write/Erase				ware.			
	0: FLASH pro							
	1: FLASH pro	-	•	nabled.				
Bit 0:	PSWE: Progr							
	Setting this bi					ram memory	vusing the N	10VX write
	instruction. T			*	-			
	0: Write to FL	ASH progra	am memory d	lisabled MC	VX write on	erations targ	et External	RAM
	1: Write to FL							



17. BRANCH TARGET CACHE

The C8051F12x family of devices incorporate a 63x4 byte branch target cache with a 4-byte prefetch engine. Because the access time of the FLASH memory is 40ns, and the minimum instruction time is 10ns (C8051F120/1/2/3) or 20ns (C8051F124/5/6/7), the branch target cache and prefetch engine are necessary for full-speed code execution. Instructions are read from FLASH memory four bytes at a time by the prefetch engine, and given to the CIP-51 processor core to execute. When running linear code (code without any jumps or branches), the prefetch engine alone allows instructions to be executed at full speed. When a code branch occurs, a search is performed for the branch target (destination address) in the cache. If the branch target information is found in the cache (called a "cache hit"), the instruction data is read from the cache and immediately returned to the CIP-51 with no delay in code execution. If the branch target is not found in the cache (called a "cache miss"), the processor may be stalled for up to four clock cycles while the next set of four instructions is retrieved from FLASH memory. Each time a cache miss occurs, the requested instruction data is written to the cache if allowed by the current cache settings. A data flow diagram of the interaction between the CIP-51 and the Branch Target Cache and Prefetch Engine is shown in Figure 17.1.




Figure 17.1. Branch Target Cache Data Flow

17.1. Cache and Prefetch Operation

The branch target cache maintains two sets of memory locations: "slots" and "tags". A slot is where the cached instruction data from FLASH is stored. Each slot holds four consecutive code bytes. A tag contains the 15 most significant bits of the corresponding FLASH address for each four-byte slot. Thus, instruction data is always cached along four-byte boundaries in code space. A tag also contains a "valid bit", which indicates whether a cache location contains valid instruction data. A special cache location (called the linear tag and slot), is reserved for use by the prefetch engine. The cache organization is shown in Figure 17.2. Each time a FLASH read is requested, the address is compared with all valid cache tag locations (including the linear tag). If any of the tag locations match the requested address, the data from that slot is immediately provided to the CIP-51. If the requested address matches a location that is currently being read by the prefetch engine, the CIP-51 will be stalled until the read is complete. If a match is not found, the current prefetch operation is finished, the CIP-51 begins executing the instructions that were retrieved, and the prefetch engine begins reading the next four-byte word from FLASH memory. If the newly-fetched data also meets the criteria necessary to be cached, it will be written to the cache in the slot indicated by the current replacement algorithm.

The replacement algorithm is selected with the Cache Algorithm bit, CHALGM (CCH0TN.3). When CHALGM is cleared to '0', the cache will use the rebound algorithm to replace cache locations. The rebound algorithm replaces locations in order from the beginning of cache memory to the end, and then from the end of cache memory to the

C8051F120/1/2/3 Pre C8051F124/5/6/7

Preliminary



beginning. When CHALGM is set to '1', the cache will use the pseudo-random algorithm to replace cache locations. The pseudo-random algorithm uses a pseudo-random number to determine which cache location to replace. The cache can be manually emptied by writing a '1' to the CHFLUSH bit (CCH0CN.4).




Figure 17.2. Branch Target Cache Organiztion

17.2. Cache and Prefetch Optimization

By default, the branch target cache is configured to provide code speed improvements for a broad range of circumstances. **In most applications, the cache control registers should be left in their reset states.** Sometimes it is desirable to optimize the execution time of a specific routine or critical timing loop. The branch target cache includes options to exclude caching of certain types of data, as well as the ability to pre-load and lock time-critical branch locations to optimize execution speed.

The most basic level of cache control is implemented with the Cache Miss Penalty Threshold bits, CHMSTH (CCH0TN.1-0). If the processor is stalled during a prefetch operation for more clock cycles than the number stored in CHMSTH, the requested data will be cached when it becomes available. The CHMSTH bits are set to zero by default, meaning that any time the processor is stalled, the new data will be cached. If, for example, CHMSTH is equal to 2, any cache miss causing a delay of 3 or 4 clock cycles will be cached, while a cache miss causing a delay of 1-2 clock cycles will not be cached.

Certain types of instruction data or certain blocks of code can also be excluded from caching. The destinations of RETI instructions are, by default, excluded from caching. To enable caching of RETI destinations, the CHRETI bit (CCH0CN.3) can be set to '1'. It is generally not beneficial to cache RETI destinations unless the same instruction is



C8051F120/1/2/3 C8051F124/5/6/7

likely to be interrupted repeatedly (such as a code loop that is waiting for an interrupt to happen). Instructions that are part of an interrupt service routine (ISR) can also be excluded from caching. By default, ISR instructions are cached, but this can be disabled by clearing the CHISR bit (CCH0CN.2) to '0'. The other information that can be explicitly excluded from caching are the data returned by MOVC instructions. Clearing the CHMOV bit (CCH0CN.1) to '0' will disable caching of MOVC data. If MOVC caching is allowed, it can be restricted to only use slot 0 for the MOVC information (excluding cache push operations). The CHFIXM bit (CCH0TN.2) controls this behavior.

Further cache control can be implemented by disabling all cache writes. Cache writes can be disabled by clearing the CHWREN bit (CCH0CN.7) to '0'. Although normal cache writes (such as those after a cache miss) are disabled, data can still be written to the cache with a cache push operation. Disabling cache writes can be used to prevent a non-critical section of code from changing the cache contents. Note that regardless of the value of CHWREN, a FLASH write or erase operation automatically removes the affected bytes from the cache. Cache reads and the prefetch engine can also be individually disabled. Disabling cache reads forces all instructions data to execute from FLASH memory or from the prefetch engine. To disable cache reads, the CHRDEN bit (CCH0CN.6) can be cleared to '0'. Note that when cache reads are disabled, cache writes will still occur (if CHWREN is set to '1'). Disabling the prefetch engine is accomplished using the CHPFEN bit (CCH0CN.5). When this bit is cleared to '0', the prefetch engine will be disabled. If both CHPFEN and CHRDEN are '0', code will execute at a fixed rate, as instructions become available from the FLASH memory.

Cache locations can also be pre-loaded and locked with time-critical branch destinations. For example, in a system with an ISR that must respond as fast as possible, the entry point for the ISR can be locked into a cache location to minimize the response latency of the ISR. Up to 61 locations can be locked into the cache at one time. Instructions are locked into cache by enabling cache push operations with the CHPUSH bit (CCH0LC.7). When CHPUSH is set to '1', a MOVC instruction will cause the four-byte segment containing the data byte to be written to the cache slot location indicated by CHSLOT (CCH0LC.5-0). CHSLOT is them decremented to point to the next lockable cache location. This process is called a cache push operation. Cache locations that are above CHSLOT are "locked", and cannot be changed by the processor core, as shown in Figure 17.3. Cache locations can be unlocked by using a cache pop operation. A cache pop is performed by writing a '1' to the CHPOP bit (CCH0LC.6). When a cache pop is initiated, the value of CHSLOT is incremented. This unlocks the most recently locked cache location, but does not remove the information from the cache. Note that a cache pop should not be initiated if CHSLOT is equal to 111110b. Doing so may have an adverse effect on cache performance. **Important: Although locking cache location 1 is not explicitly disabled by hardware, the entire cache will be unlocked when CHSLOT is equal to 000000b. Therefore, cache locations 1 and 0 must remain unlocked at all times.**




Figure 17.3. Cache Lock Operation

C8051F120/1/2/3

C8051F124/5/6/7

CYGNAL

Figure 17.4. CCH0CN: Cache Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CHWRE	N CHRDEN	CHPFEN	CHFLSH	CHRETI	CHISR	CHMOVC	CHBLKW	11100110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	
							SFR Page:	F
Bit 7:	CHWREN: C	acha Write F	Inable					
DII /.	This bit enabl			to the cache	memory			
	0: Cache cont	1				ASH writes/e	rasures or ca	che locks
	1: Writes to ca			• •	i daring i Li	1011 011000,0		
Bit 6:	CHRDEN: Ca			*•				
Dir of	This bit enabl			nstructions f	om the cacl	he memory.		
	0: All instruct	-				•		
	1: Instruction				-	8		
Bit 5:	CHPFEN: Ca			×	,			
	This bit enabl	es the prefet	ch engine.					
	0: Prefetch en	-	0					
	1: Prefetch en							
Bit 4:	CHFLSH: Ca	che Flush.						
	When written	to a '1', this	bit clears th	e cache cont	ents. This bi	t always read	ls '0'.	
Bit 3:	CHRETI: Cac	he RETI De	stination En	able.				
	This bit enabl	es the destin	ation of a RI	ETI address t	o be cached			
	0: Destination	is of RETI in	structions w	ill not be cac	hed.			
	1: RETI destin	nations will l	be cached.					
Bit 2:	CHISR: Cach	e ISR Enable	e.					
	This bit allow					ce Rountine	(ISR) to be c	ached.
	0: Instructions			ed into cache	e memory.			
	1: Instructions							
Bit 1:	CHMOVC: C							
	This bit allow	-	•			ided into the	cache memo	ry.
	0: Data reques					_		
	1: Data reques			ons will be lo	aded into ca	che memory.		
Bit 0:	CHBLKW: B							
	This bit allow							
	0: Each byte o				•		(6 . 1	1
	1: FLASH by	tes are writte	en in groups	ot tour (tor c	ode space w	rites) or two	(for scratch	oad writes).



Figure 17.5. CCH0TN: Cache Tuning Register




Figure 17.6. CCH0LC: Cache Lock Control Register

R/W	R/W	R	R	R	R	R	R	Reset Value		
CHPUSH	I CHPOP		CHSLOT							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
							SFR Address: SFR Page:	01110		
Bit 7:	CHPUSH: Ca	che Push Er	able.							
	This bit enable	es cache pus	sh operations	, which will	lock informa	tion in cacl	ne slots using	MOVC		
	instructions.									
	0: Cache push	-			1	. 1 .1	. 1.4.1			
	-	-	operations are enabled. When a MOVC read is executed, the requested 4-byte segment data is locked into the cache at the location indicated by CHSLOT, and CHSLOT is							
	decremented.	uata 15 10CK		ache at the h		aleu by CII	SLOT, and C			
	Note that no n	nore than 61	cache slots	should be lo	cked at one ti	me, since t	he entire cach	e will be		
	unlocked whe	n CHSLOT	is equal to 0							
Bit 6:	CHPOP: Cach									
	Writing a '1'							•		
	'0'. Note that	-	*	-						
Bits 5-0:	more Cache sl CHSLOT: Ca			i eu will liav		ale results (periornance.		
Dits 5 0.	These read-on			to the cache	ock stack. Lo	ocations ab	ove CHSLOT	are locked,		
	and will not b	•	-					,		

C8051F120/1/2/3 C8051F124/5/6/7



Figure 17.7. CCH0MA: Cache Miss Accumulator





Figure 17.8. FLSTAT: FLASH Status





18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM

The C8051F12x MCUs include 8k bytes of on-chip RAM mapped into the external data memory space (XRAM), as well as an External Data Memory Interface which can be used to access off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in Figure 18.1). Note: the MOVX instruction can also be used for writing to the FLASH memory. See Section "16. FLASH MEMORY" on page 185 for details. The MOVX instruction accesses XRAM by default. The EMIF can be configured to appear on the lower GPIO Ports (P0-P3) or the upper GPIO Ports (P4-P7).

18.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

18.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOV	DPTR, #1234h	; load DPTR with 16-bit address to read (0x1234)
MOVX	A, @DPTR	; load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

18.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

```
MOVEMIOCN, #12h; load high byte of address into EMIOCNMOVR0, #34h; load low byte of address into R0 (or R1)MOVXa, @R0; load contents of 0x1234 into accumulator A
```

18.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

- 1. Select EMIF on Low Ports (P3, P2, P1, and P0) or High Ports (P7, P6, P5, and P4).
- 2. Configure the Output Modes of the port pins as either push-pull or open-drain (push-pull is most common).
- 3. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic '1').
- 4. Select Multiplexed mode or Non-multiplexed mode.



5. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).

6. Set up timing to interface with off-chip memory or peripherals.

Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed mode selection, and Mode bits are located in the EMIOCF register shown in Figure 18.2.

18.3. Port Selection and Configuration

The External Memory Interface can appear on Ports 3, 2, 1, and 0 (C8051F120/1/2/3/4/5/6/7 devices) or on Ports 7, 6, 5, and 4 (C8051F120/2/4/6 devices only), depending on the state of the PRTSEL bit (EMI0CF.5). If the lower Ports are selected, the EMIFLE bit (XBR2.1) must be set to a '1' so that the Crossbar will skip over P0.7 (/WR), P0.6 (/ RD), and if multiplexed mode is selected P0.5 (ALE). For more information about the configuring the Crossbar, see **Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217**.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches or to the Crossbar (on Ports 3, 2, 1, and 0). See Section "19. PORT INPUT/OUTPUT" on page 215 for more information about the Crossbar and Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases, the output modes of all EMIF pins should be configured for push-pull mode. See "Configuring the Output Modes of the Port Pins" on page 218.



Figure 18.1. EMI0CN: External Memory Interface Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PGSEL7	PGSEL6	PGSEL5	PGSEL4	PGSEL3	PGSEL2	PGSEL1	PGSEL0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address: SFR Page:	****
1 (((PGSEL[7:0]: Fhe XRAM F Ising an 8-bit (x00: 0x0000 (x01: 0x0100 (xFE: 0xFE0 (xFF: 0xFF0)	Page Select E MOVX con to 0x00FF to 0x01FF 0 to 0xFEFF	Bits provide t nmand, effec	he high byte			•	ldress when

Figure 18.2. EMI0CF: External Memory Configuration

DAU	D (III	D (117	D (117	D (117	D /117	D /117	DAV	D (111
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	PRTSEL	EMD2	EMD1	EMD0	EALE1	EALE0	00000011
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	
							SFR Page:	0
Bits7-6:	Unused. Read	l = 00b Writ	e = don't ca	e				
Bit5:	PRTSEL: EM							
Dite.	0: EMIF activ							
	1: EMIF activ							
Bit4:	EMD2: EMI		Aode Select.					
	0: EMIF oper	-			2.			
	1: EMIF oper					nd data pins)		
Bits3-2:	EMD1-0: EM					· · · · · · · · · · · · · · · · · · ·		
	These bits co		-		al Memory	Interface.		
	00: Internal C	1	U		•		esses alias to	on-chip
	memory spac	•		1	2			1
	01: Split Mod		ink Select: A	ccesses belo	w the 8k bou	undary are di	rected on-ch	ip. Accesses
	above the 8k	ooundary are	directed off-	-chip. 8-bit o	ff-chip MOV	X operation	s use the cur	rent contents
	of the Addres	s High port l	atches to res	olve upper a	ddress byte.	Note that in	order to acce	ess off-chip
	space, EMI00	CN must be s	et to a page	that is not co	ntained in th	e on-chip ad	dress space.	-
	10: Split Mod	le with Bank	Select: Acce	esses below t	he 8k bound	ary are direc	ted on-chip.	Accesses
	above the 8k	boundary are	directed off	-chip. 8-bit o	off-chip MO	VX operation	ns use the co	ntents of
	EMI0CN to d	etermine the	high-byte o	f the address				
	11: External (Only: MOVX	X accesses of	f-chip XRA	M only. On-c	hip XRAM	is not visible	to the CPU.
Bits1-0:	EALE1-0: AI	LE Pulse-Wi	dth Select Bi	ts (only has	effect when I	EMD2 = 0).		
	00: ALE high	and ALE lo	w pulse widt	h = 1 SYSC	LK cycle.			
	01: ALE high		1		•			
	10: ALE high		-		•			
	11: ALE high	and ALE lo	w pulse widt	h = 4 SYSC	LK cycles.			

Preliminary



18.4. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

18.4.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: AD[7:0]. In this mode, an external latch (74HC373 or equivalent logic gate) is used to hold the lower 8-bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 18.3.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the 'Q' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time /RD or / WR is asserted.

See Section "18.6.2. Multiplexed Mode" on page 210 for more information.




Figure 18.3. Multiplexed Configuration Example



18.4.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Non-multiplexed Configuration is shown in Figure 18.4. See Section "18.6.1. Non-multiplexed Mode" on page 207 for more information about Non-multiplexed operation.




Figure 18.4. Non-multiplexed Configuration Example



18.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 18.5, based on the EMIF Mode bits in the EMIOCF register (Figure 18.2). These modes are summarized below. More information about the different modes can be found in Section "18.6. Timing" on page 206.

18.5.1. Internal XRAM Only

When EMI0CF.[3:2] are set to '00', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 8k boundaries. As an example, the addresses 0x2000 and 0x4000 both evaluate to address 0x0000 in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMI0CN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.

18.5.2. Split Mode without Bank Select

When EMI0CF.[3:2] are set to '01', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 8k boundary will access on-chip XRAM space.
- Effective addresses above the 8k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or offchip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly via the port latches. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the offchip transaction.




Figure 18.5. EMIF Operating Modes



18.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 8k boundary will access on-chip XRAM space.
- Effective addresses above the 8k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or offchip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

18.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 8k boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.



18.6. Timing


The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, /RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in Figure 18.6, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for /RD or /WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset.

Table 18.1 lists the AC parameters for the External Memory Interface, and Figure 18.7 through Figure 18.12 show the timing diagrams for the different External Memory Interface modes and MOVX operations.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EAS1	EAS0	ERW3	EWR2	EWR1	EWR0	EAH1	EAH0	11111111			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_			
							SFR Address SFR Page				
Bits7-6:	EAS1-0: EMI	F Address S	etup Time B	its.							
	00: Address s	etup time = 0) SYSCLK c	cycles.							
	01: Address s	etup time =	I SYSCLK c	cycle.							
	10: Address s	etup time = 2	2 SYSCLK c	cycles.							
	11: Address s	etup time = 3	3 SYSCLK c	ycles.							
Bits5-2:	EWR3-0: EM	IF /WR and	/RD Pulse-W	Vidth Contro	l Bits.						
	0000: /WR an	d /RD pulse	width $= 1 S^{2}$	YSCLK cycl	e.						
	0001: /WR an	d /RD pulse	width = $2 S^{2}$	YSCLK cycl	es.						
	0010: /WR an	d /RD pulse	width = $3 S^{2}$	YSCLK cycl	es.						
	0011: /WR an	d /RD pulse	width = $4 S^{2}$	YSCLK cycl	es.						
	0100: /WR an	d /RD pulse	width = $5 S^{2}$	YSCLK cycl	es.						
	0101: /WR and /RD pulse width = 6 SYSCLK cycles.										
	0110: /WR an	d /RD pulse	width = $7 S^{2}$	YSCLK cycl	es.						
	0111: /WR an	d /RD pulse	width $= 8 S^{*}$	YSCLK cycl	es.						
	1000: /WR an	d /RD pulse	width = $9 S^{2}$	YSCLK cycl	es.						
	1001: /WR an	d /RD pulse	width $= 10$ S	SYSCLK cy	eles.						
	1010: /WR an	d /RD pulse	width = 11 S	SYSCLK cy	eles.						
	1011: /WR an	d /RD pulse	width = 12 S	SYSCLK cy	eles.						
	1100: /WR an	d /RD pulse	width = 13 S	SYSCLK cy	eles.						
	1101: /WR an	d /RD pulse	width = 14 S	SYSCLK cyc	eles.						
	1110: /WR an	d/RD pulse	width = 15 S	SYSCLK cyc	eles.						
	1111: /WR an	d /RD pulse	width = 16 S	SYSCLK cyc	eles.						
Bits1-0:	EAH1-0: EM										
	00: Address h	old time $= 0$	SYSCLK cy	ycles.							
	01: Address h	old time $= 1$	SYSCLK cy	ycle.							
	10: Address h	old time $= 2$	SYSCLK cy	ycles.							
	11: Address h	old time $= 3$	SYSCLK cy	vcles.							

Figure 18.6. EMI0TC: External Memory Timing Control






18.6.1. Non-multiplexed Mode

18.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'.


Figure 18.7. Non-multiplexed 16-bit MOVX Timing





18.6.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.


Figure 18.8. Non-multiplexed 8-bit MOVX without Bank Select Timing





18.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.

Figure 18.9. Non-multiplexed 8-bit MOVX with Bank Select Timing



C8051F120/1/2/3 Prel C8051F124/5/6/7


Preliminary



18.6.2. Multiplexed Mode

18.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'.


Figure 18.10. Multiplexed 16-bit MOVX Timing





18.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.

Figure 18.11. Multiplexed 8-bit MOVX without Bank Select Timing




Muxed 8-bit WRITE Without Bank Select

C8051F120/1/2/3 C8051F124/5/6/7



18.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.

Figure 18.12. Multiplexed 8-bit MOVX with Bank Select Timing




DS008-1.1-JUN03 © 2003 Cygnal Integrated Products, Inc.



PARAMETER	DESCRIPTION	MIN	MAX	UNITS			
T _{ACS}	Address / Control Setup Time	0	3*T _{SYSCLK}	ns			
T _{ACW}	Address / Control Pulse Width	1*T _{SYSCLK}	16*T _{SYSCLK}	ns			
T _{ACH}	Address / Control Hold Time	0	3*T _{SYSCLK}	ns			
T _{ALEH}	Address Latch Enable High Time	1*T _{SYSCLK}	4*T _{SYSCLK}	ns			
T _{ALEL}	Address Latch Enable Low Time	1*T _{SYSCLK}	4*T _{SYSCLK}	ns			
T _{WDS}	Write Data Setup Time	1*T _{SYSCLK}	19*T _{SYSCLK}	ns			
T _{WDH}	Write Data Hold Time	0	3*T _{SYSCLK}	ns			
T _{RDS}	Read Data Setup Time	20		ns			
T _{RDH}	Read Data Hold Time	0		ns			
$^{\dagger}T_{SYSCLK}$ is equal to one period of the device system clock (SYSCLK).							

Table 18.1. AC Parameters for External Memory Interface†





Notes



19. PORT INPUT/OUTPUT

The C8051F12x family of devices are fully integrated mixed-signal System on a Chip MCUs with 64 digital I/O pins (C8051F120/2/4/6) or 32 digital I/O pins (C8051F121/3/5/7), organized as 8-bit Ports. All ports are both bit- and byte-addressable through their corresponding Port Data registers. All Port pins are 5 V-tolerant, and all support configurable Open-Drain or Push-Pull output modes and weak pull-ups. A block diagram of the Port I/O cell is shown in Figure 19.1. Complete Electrical Specifications for the Port I/O pins are given in Table 19.1.






Table 19.1. Port I/O DC Electrical Characteristics

VDD = 2.7 V to 3.6 V, -40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output High Voltage (V _{OH})	I _{OH} = -3 mA, Port I/O Push-Pull	VDD - 0.7			V
	$I_{OH} = -10 \ \mu A$, Port I/O Push-Pull	VDD - 0.1			
	I _{OH} = -10 mA, Port I/O Push-Pull		VDD-0.8		
Output Low Voltage (V _{OL})	$I_{OL} = 8.5 \text{ mA}$			0.6	V
	$I_{OL} = 10 \ \mu A$			0.1	
	$I_{OL} = 25 \text{ mA}$		1.0		
Input High Voltage (VIH)		0.7 x VDD			
Input Low Voltage (VIL)				0.3 x	
				VDD	
Input Leakage Current	DGND < Port Pin < VDD, Pin Tri-state				μA
	Weak Pull-up Off			± 1	
	Weak Pull-up On		10		
Input Capacitance			5		pF

© 2003 Cygnal Integrated Products, Inc. DS008-1.1-JUN03

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



The C8051F12x family of devices have a wide array of digital resources which are available through the four lower I/ O Ports: P0, P1, P2, and P3. Each of the pins on P0, P1, P2, and P3, can be defined as a General-Purpose I/O (GPIO) pin or can be controlled by a digital peripheral or function (like UART0 or /INT1 for example), as shown in Figure 19.2. The system designer controls which digital functions are assigned pins, limited only by the number of pins available. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read from its associated Data register regardless of whether that pin has been assigned to a digital peripheral or behaves as GPIO. The Port pins on Port 1 can be used as Analog Inputs to ADC2.

An External Memory Interface which is active during the execution of an off-chip MOVX instruction can be active on either the lower Ports or the upper Ports. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface.




Figure 19.2. Port I/O Functional Block Diagram



19.1. Ports 0 through 3 and the Priority Crossbar Decoder

The Priority Crossbar Decoder, or "Crossbar", allocates and assigns Port pins on Port 0 through Port 3 to the digital peripherals (UARTs, SMBus, PCA, Timers, etc.) on the device using a priority order. The Port pins are allocated in order starting with P0.0 and continue through P3.7 if necessary. The digital peripherals are assigned Port pins in a priority order which is listed in Figure 19.3, with UART0 having the highest priority and CNVSTR2 having the lowest priority.

19.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, and XBR2, shown in Figure 19.7, Figure 19.8, and Figure 19.9. For example, if the UART0EN bit (XBR0.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to a logic 1. If a digital peripheral's enable bits are not set to a logic 1, then its ports are not accessi-




Figure 19.3. Priority Crossbar Decode Table

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



ble at the Port pins of the device. Also note that the Crossbar assigns pins to all associated functions when a serial communication peripheral is selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin without assigning RX0 as well. Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 19.10, Figure 19.12, Figure 19.15, and Figure 19.17), a set of SFR's which are both byte- and bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

19.1.2. Configuring the Output Modes of the Port Pins

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1.

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See Figure 19.11, Figure 19.14, Figure 19.16, and Figure 19.18). For example, a logic 1 in P3MDOUT.7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT.7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.

The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.



19.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT.7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

19.1.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k Ω) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device. The weak pull-up device can also be explicitly disabled on any Port 1 pin by configuring the pin as an Analog Input, as described below.

19.1.5. Configuring Port 1 Pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

- 1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
- 2. Disables the weak pull-up device on the pin.
- 3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated P1MDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port1 Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to ADC2, however, it is strongly recommended. See the ADC2 section in this datasheet for further information.

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



19.1.6. External Memory Interface Pin Assignments

If the External Memory Interface (EMIF) is enabled on the Low ports (Ports 0 through 3), EMIFLE (XBR2.5) should be set to a logic 1 so that the Crossbar will not assign peripherals to P0.7 (/WR), P0.6 (/RD), and if the External Memory Interface is in Multiplexed mode, P0.5 (ALE). Figure 19.4 shows an example Crossbar Decode Table with EMIFLE=1 and the EMIF in Multiplexed mode. Figure 19.5 shows an example Crossbar Decode Table with EMIFLE=1 and the EMIF in Non-multiplexed mode.

If the External Memory Interface is enabled on the Low ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Crossbar registers or the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface.

Figure 19.4. Priority Crossbar Decode Table


				Р	0								Ρ	1										P2										Р3	3				Crossb	ar Regis	ster Bit
PIN I/O	0	1	2	3	4	5	6	7	0	1	2	2	3	4		5	6	7	7	0	1	2	2	3	4	5	6	3	7	0	1	2	2 :	3	4	5	6	7			
ГХО	•																																						IIAR1	OEN: XE	380.2
RX0		٠																																					0/111		5110.2
бск	ullet		٠																																						
NISO		٠		٠																																			SP	IOEN: XE	320 1
NOSI			ullet		•																																		JF		5110.1
ISS				٠					٠		NS	S i	s no	ot a	issi	gne	ed t	to a	a po	ort	pin	wh	en t	the	SPI	is j	pla	ced	l in	3-v	vire	mo	de								
SDA	•		٠	٠	•				٠	٠																													eme	OEN: XE	200.0
SCL		•		•	•				•	•																													SIVIE		560.0
TX1	•		٠	٠	•				•	•			•																												202.2
RX1		•		•	•				•	•			•	•																									UARI	1EN: XE	582.2
CEX0	•		•	•	•				٠	•			•	•																											
CEX1		•		•	•				•	•			•	•			•																								
CEX2			•		•				•	•			•	•			•																								
CEX3				•					•	•			•	•			•			•																			PCA	OME: XE	3R0.[5:
CEX4					•					•			•	•			•			•	•																				
CEX5									•				•	•			•			•	•	•																			
ECI	•	•	•	•	•				•	•			•	•		•	•			•	•	•																	E	CIOE: XE	3R0.6
CP0	•	•	•	•	•				•	•			•	•		•	•			•	•	•			•														C	POE: XE	3R0.7
CP1	•	•	•	•	•				•	•			•	•		•	•			•	•	•			•	•													(P1E: XE	3R1.0
го	•	•	•	•	•				•	•			•	•		•	•			•	•	•			•	•		•												TOE: XE	3R1.1
INT0	•	•	•	•	•				•	•			•	•)	•	•		•	•	•			•	•			•										11	ITOE: XE	3R1.2
٢1	•	•	•	•	•				•	•			•	•			•			•	•	•			•	•				•										T1E: XE	3R1.3
INT1	•	•	•	•	•				•	•			•	•)	•	•		•	•	•			•	•				•	•								11	IT1E: XE	3R1.4
2	•	•	•	•	•				•	•	•		•	•		•	•	•		•	•				•	•				•	•									T2E: XE	3R1.5
2EX	•	•	•	•	•				•	•	•		•	•		•	•	•		•	•				•	•				•	•								Т2	EXE: XE	3R1.6
4	•	•	•	•	•				•	•			•	•)	•	•		•	•	•			•	•				•	•				•					T4E: XE	3R2.3
4EX	•	•	•	•	•				•	•			•	•)	•	•		•	•	•			•	•				•	•				•	•			T4	EXE: XE	3R2.4
SYSCLK	•	•	•	•	•				•	•	-		•	•		•	•	(•	•				•	•					•				•	•	•		SYS	CKE: XE	3R1.7
NVSTR0	•	•	•	•	•				•	•			•	•)	•	•		•	•				•	•			•	•	•				•	•	•	•	CNVS	STEO: XE	3R2.0
NVSTR2	•	•	•	•	•				•	•			•	•)	•	•		•	•				•	•				•	•				•	•	•	•	CNVS	STE2: XE	3R2.5
						Ш	0	Ľ	AIN1.0/A8	AIN1.1/A9	01010101010		AIN1.3/A11	AIN1.4/A12	AIN14 6/240	CIA/C.IN	AIN1.6/A14	AIN1 7/A16		A8m/A0	A9m/A1	A10m/A2		A11m/A3	A12m/A4	A13m/A5	A14m/A6		A15m/A7	AD0/D0	AD1/D1			AU3/U3	AD4/D4	AD5/D5	AD6/D6	AD7/D7			
						ALE	/RD	MR	AIN	AP		2	AP	AIN	4	Ī	AIN	N N	Z	A8I	A9I	A10		F	A	A1	412	į	A	AD	AD		2	A Noi	AD	AD	AD	AD			

EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xFF)



C8051F120/1/2/3 C8051F124/5/6/7

Figure 19.5. Priority Crossbar Decode Table





19.1.7. Crossbar Pin Assignment Example

In this example (Figure 19.6), we configure the Crossbar to allocate Port pins for UART0, the SMBus, UART1, / INT0, and /INT1 (8 pins total). Additionally, we configure the External Memory Interface to operate in Multiplexed mode and to appear on the Low ports. Further, we configure P1.2, P1.3, and P1.4 for Analog Input mode so that the voltages at these pins can be measured by ADC2. The configuration steps are as follows:

1. XBR0, XBR1, and XBR2 are set such that UART0EN = 1, SMB0EN = 1, INT0E = 1, INT1E = 1, and EMIFLE = 1. Thus: XBR0 = 0x05, XBR1 = 0x14, and XBR2 = 0x02.

2. We configure the External Memory Interface to use Multiplexed mode and to appear on the Low ports. PRTSEL = 0, EMD2 = 0.

3. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4, P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).

4. We enable the Crossbar by setting XBARE = 1: XBR2 = 0x42.

- UART0 has the highest priority, so P0.0 is assigned to TX0, and P0.1 is assigned to RX0.
- The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to SCL.
- UART1 is next in priority order, so P0.4 is assigned to TX1. Because the External Memory Interface is selected on the lower Ports, EMIFLE = 1, which causes the Crossbar to skip P0.6 (/RD) and P0.7 (/WR). Because the External Memory Interface is configured in Multiplexed mode, the Crossbar will also skip P0.5 (ALE). RX1 is assigned to the next non-skipped pin, which in this case is P1.0.
- /INT0 is next in priority order, so it is assigned to P1.1.
- P1MDIN is set to 0xE3, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing the Crossbar to skip these pins.
- /INT1 is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
- The External Memory Interface will drive Ports 2 and 3 (denoted by red dots in Figure 19.6) during the execution of an off-chip MOVX instruction.

5. We set the UART0 TX pin (TX0, P0.0) and UART1 TX pin (TX1, P0.4) outputs to Push-Pull by setting POMDOUT = 0x11.

6. We configure all EMIF-controlled pins to push-pull output mode by setting P0MDOUT |= 0xE0; P2MDOUT = 0xFF; P3MDOUT = 0xFF.

7. We explicitly disable the output drivers on the 3 Analog Input pins by setting P1MDOUT = 0x00 (configure outputs to Open-Drain) and P1 = 0xFF (a logic 1 selects the high-impedance state).



Figure 19.6. Crossbar Example:

(EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xE3;

				F	>0						P1						P	2						P3				Crossbar Regis	ter Rits
PIN I/O	0	1	2	3	4	5	6	70	1	23	4	5	6 7	0	1	2	3	4	56	67	0	1	2	34	5	6	7	orosabar Regis	
ТХО	•																											UART0EN: XE	RU 2
RX0		•																										UARTUEN. AL	MU.2
SCK																													
MISO																												SPI0EN: XE	2D0 1
MOSI																												SFIDEN. AL	JINU. I
NSS																													
SDA			٠																									SMB0EN: XE	200.0
SCL				•																								SWIBUEN. AE	KU.U
TX1					٠																							UART1EN: XE	
RX1								•					• •															UARTIEN. AE	052.2
CEX0													• •		1														
CEX1													• •		•														
CEX2													• •		•	•													
CEX3													• •		•	•	•											PCA0ME: XE	SR0.[5:3]
CEX4													• •		•	•	•	•											
CEX5													• •		•	•	•	•											
ECI													• •		•	•	•	• •										ECIOE: XE	8R0.6
CP0													• •		•	•	•	• •										CP0E: XE	8R0.7
CP1													• •		•	•	•	• •			٠							CP1E: XE	3R1.0
ТО													• •		•	•	•	• •			٠	•						TOE: XE	8R1.1
/INT0									•				• •		•	•	•	• •			٠	•	•					INTOE: XE	8R1.2
T1													• •		•	•	•	• •			٠	•	• •					T1E: XE	3R1.3
/INT1												•	• •		•	•	•	• •			٠	•	• •					INT1E: XE	3R1.4
Τ2													• •		•	•	•	• •			٠	•	• •		•			T2E: XE	8R1.5
T2EX													• •		•	•	•	• •			٠	•	• •		•	•		T2EXE: XE	3R1.6
Τ4													• •		•	•	•	•			٠	•	•		•	•	•	T4E: XE	3R2.3
T4EX													• •		•	•	•	•			٠	•	•		•	•	•	T4EXE: XE	3R2.4
SYSCLK													• •		•	٠	•	•			٠	•	•		•	•	•	SYSCKE: XE	8R1.7
CNVSTR0													• •		•	•	•	•			٠	•	•		•	•	•	CNVSTE0: XE	3R2.0
CNVSTR2													• •		•	•	•	•			٠	•	•		•	•	•	CNVSTE2: XE	8R2.5
						200000		œ	ი	1 1	12	13	4 4	2					_										
								MR AIN1.0/A8	AIN1.1/A9	AIN1.2/A10 AIN1.3/A11	AIN1.4/A12	AIN1.5/A13	AIN1.6/A14 AIN1 7/A15	AO	A1	A10m/A2	A11m/A3	A12m/A4	GA/m51A	A15m/A7	õ	5	02	2	D3	D6	01		
						ALE	/RD	AIN1.	IN I		ľ.	VIN1		A8m/A0	A9m/A1	V10n	V11n	V12n	1130	15n	AD0/D0	AD1/D1	AD2/D2		AD5/D5	AD6/D6	AD7/D7		
						4				nputs/No								n-mu											

C8051F120/1/2/3 Preliminary

C8051F124/5/6/7



Figure 19.7. XBR0: Port I/O Crossbar Register 0	Figure	: Port I/O Crossbar R	egister 0
---	--------	-----------------------	-----------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0E	ECI0E		PCA0ME		UART0EN	SPI0EN	SMB0EN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address:	
							SFR Page:	F
Bit7:	CP0E: Compa	ratar 0 Out	aut Enchlo Dit					
Dit/.	0: CP0 unavai			•				
	1: CP0 routed		t pm.					
Bit6:	ECI0E: PCA0		ounter Innut F	nable Bit				
Dito.	0: PCA0 Exte				rt nin			
	1: PCA0 Exte							
Bits5-3:	PCA0ME: PC				i ori pili.			
Ditte 5.	000: All PCA							
	001: CEX0 ro							
	010: CEX0, C	-	1					
	011: CEX0, C		1 1		s.			
	100: CEX0, C							
	101: CEX0, C	EXI, CEX	2, CEX3, and O	CEX4 rout	ed to 5 port pi	ns.		
	110: CEX0, C	EX1, CEX2	2, CEX3, CEX	4, and CE	X5 routed to 6	port pins.		
Bit2:	UART0EN: U	ARTO I/O I	Enable Bit.					
	0: UARTO I/C) unavailabl	e at Port pins.					
	1: UART0 TX	routed to F	0.0, and RX r	outed to P).1.			
Bit1:	SPI0EN: SPI0	Bus I/O E1	able Bit.					
	0: SPI0 I/O ur	navailable at	Port pins.					
		,			Port pins. Note		U	U U
	to a port pin if						TA MEMO	RY INTER-
	FACE AND (-	0	more informa	tion.		
Bit0:	SMB0EN: SM							
	0: SMBus0 I/0		1					
	1: SMBus0 SI	DA and SCI	routed to 2 P	ort pins.				



Figure 19.8.	XBR1:	Port I/O	Crossbar	Register	1
--------------	-------	----------	----------	----------	---

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SYSCKI	E T2EXE	T2E	INT1E	T1E	INT0E	T0E	CP1E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	
Bit7:	SYSCKE: /SY	SCLK Out	put Enable B	it.				
	0: /SYSCLK u	inavailable	at Port pin.					
	1: /SYSCLK (divided by	1, 2, 4, or 8)	routed to Po	rt pin. divide	factor is de	etermined by	the
	CLKDIV1-0 b	oits in regist	er CLKSEL (See Section	• "15. OSCIL	LATORS'	on page 17	'3).
Bit6:	T2EXE: T2EX	K Input Ena	ble Bit.					
	0: T2EX unav	ailable at P	ort pin.					
	1: T2EX route	ed to Port pi	n.					
Bit5:	T2E: T2 Input	Enable Bit						
	0: T2 unavaila	ble at Port	pin.					
	1: T2 routed to	o Port pin.						
Bit4:	INT1E: /INT1	Input Enab	ole Bit.					
	0: /INT1 unav	ailable at P	ort pin.					
	1: /INT1 route	ed to Port pi	n.					
Bit3:	T1E: T1 Input	Enable Bit						
	0: T1 unavaila	ble at Port	pin.					
	1: T1 routed to							
Bit2:	INT0E: /INT0	Input Enab	ole Bit.					
	0: /INT0 unav		1					
	1: /INT0 route	-						
Bit1:	T0E: T0 Input							
	0: T0 unavaila		pin.					
	1: T0 routed to	-						
Bit0:	CP1E: CP1 O							
	0: CP1 unavai 1: CP1 routed		-					



Figure 19.9. XBR2: Port I/O Crossbar Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	JD XBARE	CNVST2E	T4EXE	T4E	UART1E	EMIFLE	CNVST0E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address: SFR Page:	
Bit7:	WEAKPUD:	Weak Pull-U	p Disable B	Bit.				
	0: Weak pull-	10,						
	1: Weak pull-							
Bit6:	XBARE: Cro							
	0: Crossbar d	1	ins on Ports	s 0, 1, 2, and	3, are forced	to Input mo	de.	
	1: Crossbar er							
Bit5:	CNVST2E: E			nput Enable	Bit.			
	0: CNVSTR2		-					
DUA	1: CNVSTR2		1					
Bit4:	T4EXE: T4E	-						
	0: T4EX unav 1: T4EX rout		-					
Bit3:	T4E: T4 Inpu	-						
DIIJ.	0: T4 unavail		in					
	1: T4 routed t	-	111.					
Bit2:	UART1E: UA	-	ble Bit.					
21121	0: UART1 I/C			5.				
	1: UART1 TX		-					
Bit1:	EMIFLE: Ext				able Bit.			
	0: P0.7, P0.6,		•			r or the Port	t latches.	
	1: If EMI0CF	E.4 = '0' (External)	ernal Memo	ry Interface	s in Multiple	exed mode)		
	P0.7	(/WR), P0.6	(/RD), and	P0.5 (ALE)	are 'skipped'	by the Cros	sbar and thei	ir output
		es are determi	•			•		
	1: If EMI0CF							
		(/WR) and F			•		-	s are
		rmined by the				ry Interface.		
Bit0:	CNVST0E: A	ADC0 Externa	al Convert S	Start Input Er	able Bit.			




C8051F120/1/2/3 C8051F124/5/6/7

Figure 19.10. P0: Port0 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address: SFR Page:	
Bits7-0:	P0.[7:0]: Port0 (Write - Outpu 0: Logic Low 0 1: Logic High (Read - Regard 0: P0.n pin is 1 1: P0.n pin is 1 Note: P0.7 (/W See Section "1	t appears of Output. Output (op Iless of XB ogic low. ogic high. R), P0.6 (/1 8. EXTER	n I/O pins pe en if corresp R0, XBR1, a RD), and P0. RNAL DATA	onding P0M and XBR2 R 5 (ALE) can MEMORY	DOUT.n bit : egister settin be driven by / INTERFA	= 0). gs). 7 the Externa CE AND ON	l Data Memo N-CHIP XR	AM" on
	page 199 for n for External M			so rigule 19	.9 101 11110111	ation about	connguring	the Crossbar

Figure 19.11. POMDOUT: Port0 Output Mode Register



C8051F120/1/2/3

C8051F124/5/6/7



Figure	19.12.	P1:	Port1	Data	Register
--------	--------	------------	-------	------	----------

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
									7
	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
								SFR Address:	0x90
								SFR Page:	All Pages
Bits		P1.[7:0]: Port1 (Write - Outpu 0: Logic Low 1: Logic High (Read - Regard 0: P1.n pin is 1 1: P1.n pin is 1	t appears o Output. Output (op lless of XB ogic low.	n I/O pins pe en if corresp	onding P1M	DOUT.n bit	= 0).))	
Not	tes:								
1. 2.		P1.[7:0] can be Crossbar assig Figure 19.13). and P1MDOU tion about AD P1.[7:0] can be mode). See Se on page 199 fe	nment proc Note that i T (Figure 1 C2. e driven by ction "18.	ess and their n analog moo 9.14). See S the External EXTERNAL	digital input de, the outpu ection "7. A Data Memo L DATA ME	t paths are di t mode of the DC2 (8-Bit a ry Interface (MORY INT	sabled, depe e pin is deter ADC)" on p (as Address[[ERFACE A	nding on P1 mined by the age 85 for m 15:8] in Non	MDIN (See Port 1 latch hore informa-

Figure 19.13. P1MDIN: Port1 Input Mode Register






Figure 19.14. P1MDOUT: Port1 Output Mode Register





Figure 19.15. P2: Port2 Data Register



C8051F120/1/2/3

C8051F124/5/6/7



Figure 19.16. P2MDOUT: Port2 Output Mode Register





Figure 19.17. P3: Port3 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address: SFR Page:	0xB0 All Pages
Bits7-0:	P3.[7:0]: Port3 (Write - Outpu 0: Logic Low 0 1: Logic High (Read - Regard 0: P3.n pin is 1 1: P3.n pin is 1	t appears o Output. Output (op Iless of XB ogic low.	n I/O pins pe en if corresp	onding P3M	DOUT.n bit	= 0).	;)	
Note:	P3.[7:0] can be as D[7:0] in Ne FACE AND C Interface.	on-multiple	exed mode).	See Section	"18. EXTER	RNAL DATA	A MEMOR	Y INTER-



Figure 19.18. P3MDOUT: Port3 Output Mode Register



19.2. Ports 4 through 7 (C8051F120/2/4/6 only)

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 19.19, Figure 19.21, Figure 19.23, and Figure 19.25), a set of SFR's which are both bit and byte-addressable.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

19.2.1. Configuring Ports which are not Pinned Out

Although P4, P5, P6, and P7 are not brought out to pins on the C8051F121/3/5/7 devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

- 1. Leave the weak pull-up devices enabled by setting WEAKPUD (XBR2.7) to a logic 0.
- 2. Configure the output modes of P4, P5, P6, and P7 to "Push-Pull" by writing PnMDOUT = 0xFF.

3. Force the output states of P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data registers: P4 = 0x00, P5 = 0x00, P6 = 0x00, and P7 = 0x00.

19.2.2. Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a highimpedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

The output modes of the Port pins on Ports 4 through 7 are determined by the bits in their respective PnMDOUT Output Mode Registers. Each bit in PnMDOUT controls the output mode of its corresponding port pin (see Figure 19.20, Figure 19.22, Figure 19.24, and Figure 19.26). For example, to place Port pin 4.3 in push-pull mode (digital output), set P4MDOUT.3 to logic 1. All port pins default to open-drain mode upon device reset.



19.2.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P7.7 is configured as a digital input by setting P7MDOUT.7 to a logic 0 and P7.7 to a logic 1.

19.2.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k Ω) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device.

19.2.5. External Memory Interface

If the External Memory Interface (EMIF) is enabled on the High ports (Ports 4 through 7), EMIFLE (XBR2.5) should be set to a logic 0.

If the External Memory Interface is enabled on the High ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus during the MOVX execution. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface.



C8051F120/1/2/3 C8051F124/5/6/7

Figure 19.19. P4: Port4 Data Register





Figure 19.20. P4MDOUT: Port4 Output Mode Register



C8051F120/1/2/3


C8051F124/5/6/7



Figure 19.21. P5: Port5 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0	11111111					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
Bits7-0:	 SFR Address: 0xD8 SFR Page: F P5.[7:0]: Port5 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P5MDOUT bit = 0). See Figure 19.22. Read - Returns states of I/O pins. 0: P5.n pin is logic low. 1: P5.n pin is logic high. 												
Note:	P5.[7:0] can be mode). See See on page 199 fo	ction "18. l	EXTERNAI	L DATA ME	MORY INT	ERFACE A							

Figure 19.22. P5MDOUT: Port5 Output Mode Register






C8051F120/1/2/3 C8051F124/5/6/7

Figure 19.23. P6: Port6 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	
Bits7-0:	P6.[7:0]: Port6 Write - Output 0: Logic Low 0 1: Logic High Read - Returns 0: P6.n pin is 1 1: P6.n pin is 1	appears or Output. Output (Op s states of L ogic low.	I/O pins. Den-Drain if o	correspondin	ıg P6MDOU'	T bit = 0). So	ee Figure 19	0.24.
Note:	P6.[7:0] can be mode, or as Ac ORY INTERI Memory Interf	ldress[7:0] FACE ANI	in Non-mult	iplexed mod	e). See Secti	on "18. EXT	FERNAL D	ATA MEM-

Figure 19.24. P6MDOUT: Port6 Output Mode Register



C8051F120/1/2/3


C8051F124/5/6/7



Figure 19.25. P7: Port7 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
P7.7	P7.6	P7.5	P7.4	P7.3	P7.2	P7.1	P7.0	11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
							SFR Address: SFR Page:		
Bits7-0:	 P7.[7:0]: Port7 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P7MDOUT bit = 0). See Figure 19.26. Read - Returns states of I/O pins. 0: P7.n pin is logic low. 1: P7.n pin is logic high. 								
Note:	P7.[7:0] can be as D[7:0] in No FACE AND C Interface.	on-multiple	xed mode).	See Section	"18. EXTEF	RNAL DATA	A MEMORY	Y INTER-	

Figure 19.26. P7MDOUT: Port7 Output Mode Register





20. SYSTEM MANAGEMENT BUS / I²C BUS (SMBUS0)

The SMBus0 I/O interface is a two-wire, bi-directional serial bus. SMBus0 is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus0 interface autonomously controlling the serial transfer of the data. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

SMBus0 may operate as a master and/or slave, and may function on a bus with multiple masters. SMBus0 provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation.




Figure 20.1. SMBus0 Block Diagram

Figure 20.2 shows a typical SMBus configuration. The SMBus0 interface will work at any voltage between 3.0 V and 5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock)

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns, respectively.




Figure 20.2. Typical SMBus Configuration

20.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I^2C -bus and how to use it (including specifications), Philips Semiconductor.
- 2. The I²C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

20.2. SMBus Protocol

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. Note: multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the master in a system; any device who transmits a START and a slave address becomes the master for that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 20.3). If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE opera-



tion from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 20.3 illustrates a typical SMBus transaction.




Figure 20.3. SMBus Transaction

20.2.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section 20.2.4). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is opendrain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

20.2.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I^2C , which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

20.2.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

20.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 μ s, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.



20.3. SMBus Transfer Modes

The SMBus0 interface may be configured to operate as a master and/or a slave. At any particular time, the interface will be operating in one of the following modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. See Table 20.1 for transfer mode status decoding using the SMB0STA status register. The following mode descriptions illustrate an interrupt-driven SMBus0 application; SMBus0 may alternatively be operated in polled mode.

20.3.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. SMBus0 generates a START condition and then transmits the first byte containing the address of the target slave device and the data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface transmits one or more bytes of serial data, waiting for an acknowledge (ACK) from the slave after each byte. To indicate the end of the serial transfer, SMBus0 generates a STOP condition.





Figure 20.4. Typical Master Transmitter Sequence

20.3.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus0 interface generates a START followed by the first data byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives serial data from the slave and generates the clock on SCL. After each byte is received, SMBus0 generates an ACK or NACK depending on the state of the AA bit in register SMB0CN. SMBus0 generates a STOP condition to indicate the end of the serial transfer.









20.3.3. Slave Transmitter Mode

Serial data is transmitted on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the SMBus0 interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives the clock on SCL and transmits one or more bytes of serial data, waiting for an ACK from the master after each byte. SMBus0 exits slave mode after receiving a STOP condition from the master.






20.3.4. Slave Receiver Mode

Serial data is received on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface receives one or more bytes of serial data; after each byte is received, the interface transmits an ACK or NACK depending on the state of the AA bit in SMB0CN. SMBus0 exits Slave Receiver Mode after receiving a STOP condition from the master.







20.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFR's: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

20.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5 μ s delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50 μ s and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters one of 27 possible states. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

Setting the SMBus0 Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to



generate a START, it will do so after this timeout. The bus free period should be less than 50 μ s (see Figure 20.9, SMBus0 Clock Rate Register).

When the TOE bit in SMB0CN is set to logic 1, Timer 3 is used to detect SCL low timeouts. If Timer 3 is enabled (see Section "24.2. Timer 2, Timer 3, and Timer 4" on page 293), Timer 3 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and TOE set), a Timer 3 overflow indicates a SCL low timeout; the Timer 3 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
BUSY	ENSMB	STA	STO	SI	AA	FTE	TOE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit			
	Sho Dho Dho Dho Dho Addressable SFR Address: 0xC0 SFR Page: 0										
Bit7:	BUSY: Busy Status Flag. 0: SMBus0 is free 1: SMBus0 is busy										
Bit6:	ENSMB: SM	•									
	This bit enabl	es/disables t	he SMBus se	erial interfac	е.						
	0: SMBus0 di										
D: 6	1: SMBus0 er										
Bit5:	STA: SMBus	-									
	0: No START 1: When operation				is transmitte	d if the bug	ic free (If th	a hus is not			
	free, the STA										
	been transmit										
	ted.			• • • • • • • • • •		opeated 5 m	itti vonuno				
Bit4:	STO: SMBus	Stop Flag.									
	0: No STOP c		ransmitted.								
	1: Setting STO	O to logic 1	causes a STC	OP condition	to be transm	itted. When	a STOP con	dition is			
	received, hard										
	ted followed b	•		slave mode	, setting the S	STO flag cau	ises SMBus	to behave as			
	if a STOP con										
Bit3:	SI: SMBus Se	1	•				1 (0)				
	This bit is set										
	not cause SI to the SMBus in										
	cleared by sof	-	ce routifie. I	1115 011 15 1101	automatican	ly cleared by	liaiuwaic a	nu must be			
Bit2:	AA: SMBus A		owledge Flag	Ţ.							
21121	This bit define				luring the acl	knowledge c	vcle on the S	SCL line.			
	0: A "not acki										
	1: An "acknow	wledge" (low	v level on SE	OA) is return	ed during the	acknowledg	ge cycle.				
Bit1:	FTE: SMBus										
	0: No timeout		-								
-	1: Timeout wl			ds limit spec	ified by the	SMB0CR va	lue.				
Bit0:	TOE: SMBus										
	0: No timeout 1: Timeout wl			la limit anas	fied by Time	ar 2 if anabl	ad				
		ICH SCL IOW		is mint speci	incu by Tille	., i chable	cu.				

Figure 20.8. SMB0CN: SMBus0 Control Register




20.4.2. Clock Rate Register

C8051F120/1/2/3

C8051F124/5/6/7

Figure 20.9. SMB0CR: SMBus0 Clock Rate Register





20.4.3. Data Register

The SMBus0 Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software can read or write to this register while the SI flag is set to logic 1; software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag reads logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.




Figure 20.10. SMB0DAT: SMBus0 Data Register

20.4.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus0 interface. In slave mode, the seven mostsignificant bits hold the 7-bit slave address. The least significant bit (Bit0) is used to enable the recognition of the general call address (0x00). If Bit0 is set to logic 1, the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when SMBus0 is operating in master mode.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
SLV6	SLV5	SLV4	SLV3	SLV2	SLV1	SLV0	GC	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
							SFR Address: SFR Page:		
Bits7-1:	SLV6-SLV0: SMBus0 Slave Address. These bits are loaded with the 7-bit slave address to which SMBus0 will respond when operating as a slave transmitter or slave receiver. SLV6 is the most significant bit of the address and corresponds to the first bit of the address byte received.								
	slave transmit	ter or slave i	receiver. SLV	76 is the mos		-			

Figure 20.11. SMB0ADR: SMBus0 Address Register



20.4.5. Status Register

The SMB0STA Status register holds an 8-bit status code indicating the current state of the SMBus0 interface. There are 28 possible SMBus0 states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when SI = '1'. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMB0STA register is only defined when the SI flag is logic 1. Software should never write to the SMB0STA register; doing so will yield indeterminate results. The 28 SMBus0 states, along with their corresponding status codes, are given in Table 1.1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
STA7	STA6	STA5	STA4	STA3	STA2	STA1	STA0	11111000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
							SFR Address: SFR Page:		
Bits7-3:	 Bits7-3: STA7-STA3: SMBus0 Status Code. These bits contain the SMBus0 Status Code. There are 28 possible status codes; each status code corresponds to a single SMBus state. A valid status code is present in SMB0STA when the SI flag (SMB0CN.3) is set to logic 1. The content of SMB0STA is not defined when the SI flag is logic 0. Writing to the SMB0STA register at any time will yield indeterminate results. 								
Bits2-0:	STA2-STA0: The three least significant bits of SMB0STA are always read as logic 0 when the SI flag is logic 1.								

Figure 20.12. SMB0STA: SMBus0 Status Register



Table 20.1. SMB0STA Status Codes and States

Mode	Status Code	SMBus State	Typical Action
μĸ	0x08	START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
MT	0x10	Repeated START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
	0x18	Slave Address + W transmitted. ACK received.	Load SMB0DAT with data to be transmit- ted.
mitter	0x20	Slave Address + W transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
Master Transmitter	0x28	Data byte transmitted. ACK received.	 Load SMB0DAT with next byte, OR Set STO, OR Clear STO then set STA for repeated START.
Mas	0x30	Data byte transmitted. NACK received.	1) Retry transfer OR 2) Set STO.
	0x38	Arbitration Lost.	Save current data.
eiver	0x40	Slave Address + R transmitted. ACK received.	If only receiving one byte, clear AA (send NACK after received byte). Wait for received data.
Master Receiver	0x48	Slave Address + R transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
Maste	0x50	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte. If next byte is last byte, clear AA.
	0x58	Data byte received. NACK transmitted.	Set STO.



Mode	Status Code	SMBus State	Typical Action
	0x60	Own slave address + W received. ACK trans- mitted.	Wait for data.
	0x68	Arbitration lost in sending SLA + R/W as mas- ter. Own address + W received. ACK transmit- ted.	Save current data for retry when bus is free. Wait for data.
<u> </u>	0x70	General call address received. ACK transmit- ted.	Wait for data.
Slave Receiver	0x78	Arbitration lost in sending SLA + R/W as mas- ter. General call address received. ACK trans- mitted.	Save current data for retry when bus is free.
Slave	0x80	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.
0)	0x88	Data byte received. NACK transmitted.	Set STO to reset SMBus.
	0x90	Data byte received after general call address. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.
	0x98	Data byte received after general call address. NACK transmitted.	Set STO to reset SMBus.
	0xA0	STOP or repeated START received.	No action necessary.
	0xA8	Own address + R received. ACK transmitted.	Load SMB0DAT with data to transmit.
Slave Transmitter	0xB0	Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted.	Save current data for retry when bus is free. Load SMB0DAT with data to transmit.
Tra	0xB8	Data byte transmitted. ACK received.	Load SMB0DAT with data to transmit.
ave	0xC0	Data byte transmitted. NACK received.	Wait for STOP.
S	0xC8	Last data byte transmitted (AA=0). ACK received.	Set STO to reset SMBus.
Slave	0xD0	SCL Clock High Timer per SMB0CR timed out	Set STO to reset SMBus.
=	0x00	Bus Error (illegal START or STOP)	Set STO to reset SMBus.
A	0xF8	ldle	State does not set SI.



21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.




Figure 21.1. SPI Block Diagram



21.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

21.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

21.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

21.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

21.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.

2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.

3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 21.2, Figure 21.3, and Figure 21.4 for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "19. PORT INPUT/OUTPUT" on page 215 for general purpose port I/O and crossbar information.



C8051F120/1/2/3 C8051F124/5/6/7

21.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 21.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 21.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 21.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.

C8051F120/1/2/3

C8051F124/5/6/7



Figure 21.2. Multiple-Master Mode Connection Diagram




Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram





Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram





21.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 21.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 21.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

21.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.

2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.

3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.


4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



21.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 21.5. For slave mode, the clock and data relationships are shown in Figure 21.6 and Figure 21.7. Note that CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F10x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in Figure 21.10 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously clock frequency. This is











Figure 21.6. Slave Mode Data/Clock Timing (CKPHA = 0)







21.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

Figure 21.8. SPI0CFG: SPI0 Configuration Register

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bit 7:	SPIBSY: SPI This bit is set	• •	• /	nsfer is in pr	ogress (Mast	er or slave l	Mode).	
Bit 6:	MSTEN: Mas				081000 (11100			
	0: Disable ma	ister mode. C	perate in sla	ive mode.				
	1: Enable mas			naster.				
Bit 5:	CKPHA: SPI							
	This bit contr		-					
	0: Data center		-	-				
	1: Data center			CK period. [†]				
Bit 4:	CKPOL: SPI							
	This bit contr		-	ty.				
	0: SCK line lo							
Bit 3:	1: SCK line h SLVSEL: Sla	-		nlv)				
511 5.	This bit is set		- ·	• /	w indicating	SPI0 is the	selected slav	e. It is
	cleared to log							
	value at the N							
Bit 2:	NSSIN: NSS	Instantaneou	s Pin Input	(read only).				
	This bit mimi			e that is prese	nt on the NS	S port pin a	t the time tha	t the registe
	is read. This i	-	-					
Bit 1:	SRMT: Shift					/	1.0	
	This bit will b							
	no new inform to logic 0 whe							
	on SCK.	a data Oyte			register from		it builter of by	
	NOTE: SRM	T = 1 when i	n Master Mo	ode.				
Bit 0:	RXBMT: Rec				ode, read onl	y).		
	This bit will b						ains no new	information
	If there is new	v information	available ir	the receive b	ouffer that ha	s not been r	ead, this bit w	vill return to
	logic 0.							
	NOTE: RXB	MT = 1 when	n in Master M	Mode.				
				a - i				~~ .
in slave m	ode, data on N	AOSI is some	aled in the c	anton of oooh	Jaka laik Ta a		data an MI	CO :=

for timing parameters.



Figure 21.9. SPI0CN: SPI0 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0xF8
Bit 7:	SPIF: SPI0 In This bit is set bit causes the by hardware.	to logic 1 by CPU to vect	hardware at or to the SPI	0 interrupt se		-		-
Bit 6:	WCOL: Write This bit is set data register v	e Collision F to logic 1 by	lag. 7 hardware (a	and generates				
Bit 5:	MODF: Mode This bit is set detected (NSS hardware. It n	to logic 1 by 5 is low, MS	TEN = 1, and	d NSSMD[1:				
Bit 4:	RXOVRN: Re This bit is set holds unread of SPI0 shift reg	eceive Over to logic 1 by data from a j	run Flag (Sla / hardware (a previous tran	ve Mode onl and generates sfer and the	s a SPI0 inter last bit of the	current tran	sfer is shifte	ed into the
Bits 3-2:	NSSMD1-NS Selects betwe (See Section of Mode Operation 00: 3-Wire Sla 01: 4-Wire Sla 1x: 4-Wire Sla the value of N	SMD0: Slav en the follow *21.2. SPI0 tion" on papave or 3-wir ave or Multi ngle-Master (SSMD0.	re Select Moo ving NSS op Master Moo ge 253). e Master Moo -Master Moo Mode. NSS	de. eration mode de Operation de. NSS sigr le (Default).	es: n" on page 2 hal is not rout NSS is alway	51 and Sect ed to a port ys an input to	ion "21.3. S pin. o the device.	PI0 Slave
Bit 1:	TXBMT: Tran This bit will b transmit buffe safe to write a	e set to logio r is transferr new byte to	c 0 when new red to the SPI	l shift registe				
Bit 0:	SPIEN: SPI0 This bit enabl 0: SPI disable 1: SPI enabled	es/disables t d.	he SPI.					

C8051F120/1/2/3

C8051F124/5/6/7



Figure 21.10. SPI0CKR: SPI0 Clock Rate Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	
	SCR7-SCR0: These bits det mode operation following equipled in the SP $f_{SCK} = \frac{1}{2 \times 10^{-10}}$	ermine the from the SCK ation, where IOCKR regis	requency of t clock freque SYSCLK is t ster.	ncy is a divid	led version o	f the system	clock, and i	s given in the
	for 0 <= SPI0 f SYSCLK = 2			0x04,				
<i>f_{SCK}</i> =	$=\frac{2000000}{2\times(4+1)}$)						
<i>f_{SCK}</i> =	200 <i>kHz</i>							



Figure 21.11. SPI0DAT: SPI0 Data Register







Figure 21.12. SPI Master Timing (CKPHA = 0)




* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

C8051F120/1/2/3


C8051F124/5/6/7






* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.







* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.




Figure 21.15. SPI Slave Timing (CKPHA = 1)

* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

C8051F120/1/2/3

C8051F124/5/6/7



PARAMETER	DESCRIPTION	MIN	MAX	UNITS
MASTER MOD	E TIMING[†] (See Figure 21.12 and Figure 21.13)			1
T _{MCKH}	SCK High Time	1*T _{SYSCLK}		ns
T _{MCKL}	SCK Low Time	1*T _{SYSCLK}		ns
T _{MIS}	MISO Valid to SCK Shift Edge	$1*T_{SYSCLK} + 20$		ns
T _{MIH}	SCK Shift Edge to MISO Change	0		ns
SLAVE MODE	TIMING[†] (See Figure 21.14 and Figure 21.15)			1
T _{SE}	NSS Falling to First SCK Edge	2*T _{SYSCLK}		ns
T _{SD}	Last SCK Edge to NSS Rising	2*T _{SYSCLK}		ns
T _{SEZ}	NSS Falling to MISO Valid		4*T _{SYSCLK}	ns
T _{SDZ}	NSS Rising to MISO High-Z		4*T _{SYSCLK}	ns
Т _{СКН}	SCK High Time	5*T _{SYSCLK}		ns
T _{CKL}	SCK Low Time	5*T _{SYSCLK}		ns
T _{SIS}	MOSI Valid to SCK Sample Edge	2*T _{SYSCLK}		ns
T _{SIH}	SCK Sample Edge to MOSI Change	2*T _{SYSCLK}		ns
T _{SOH}	SCK Shift Edge to MISO Change		4*T _{SYSCLK}	ns
T _{SLH}	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6*T _{SYSCLK}	8*T _{SYSCLK}	ns
[†] T _{SYSCLK} is equa	al to one period of the device system clock (SYSCLK).		1	




22. UART0

UART0 is an enhanced serial port with frame error detection and address recognition hardware. UART0 may operate in full-duplex asynchronous or half-duplex synchronous modes, and mutiproccessor communication is fully supported. Receive data is buffered in a holding register, allowing UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. A Receive Overrun bit indicates when new received data is latched into the receive buffer before the previously received byte has been read.

UART0 is accessed via its associated SFR's, Serial Control (SCON0) and Serial Data Buffer (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SCON0 accesses the Receive register and writing SCON0 accesses the Transmit register.

UART0 may be operated in polled or interrupt mode. UART0 has two sources of interrupts: a Transmit Interrupt flag, TI0 (SCON0.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI0 (SCON0.0) set when reception of a data byte is complete. UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine; they must be cleared manually by software. This allows software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







22.1. UART0 Operational Modes

C8051F120/1/2/3

C8051F124/5/6/7

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 22.1.

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1, 2, 3, or 4 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1, 2, 3, or 4 Overflow	9	1 Start, 1 Stop

Table 22.1. UART0 Modes


22.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 22.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 22.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK / 12. RX0 is forced to open-drain in Mode 0, and an external pull-up will typically be required.

Figure 22.2. UART0 Mode 0 Timing Diagram





22.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.




Figure 22.4. UART0 Mode 1 Timing Diagram

The baud rate generated in Mode 1 is a function of timer overflow, shown in Equation 22.1 and Equation 22.2. UARTO can use Timer 1 operating in *8-Bit Auto-Reload Mode*, or Timer 2, 3, or 4 operating in *Auto-reload Mode* to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a roll-over from all ones - (0xFF for Timer 1, 0xFFFF for Timer 2) - to zero) a clock is sent to the baud rate logic.

Timers 2, 3, and 4 are selected as the baud rate source with bits in the SSTA0 register (see Figure 22.9). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

The Mode 1 baud rate equations are shown below, where T1M is bit4 of register CKCON, TH1 is the 8-bit reload register for Timer 1, and [RCAPnH, RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

Equation 22.1. Mode 1 Baud Rate using Timer 1

$$BaudRate = \left(\frac{2^{SMOD0}}{32}\right) \times \left(\frac{SYSCLK \times 12^{(T1M-1)}}{(256 - TH1)}\right)$$

Equation 22.2. Mode 1 Baud Rate using Timer 2, 3, or 4

$$BaudRate = \frac{SYSCLK}{16 \times (65536 - [RCAPnH, RCAPnL])}$$



22.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Mode 2 supports multiprocessor communications and hardware address recognition (see Section 22.2). On transmit, the ninth data bit is determined by the value in TB80 (SCON0.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.


Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if RI0 is logic 0 and one of the following requirements are met:

- 1. SM20 is logic 0
- 2. SM20 is logic 1, the received 9th bit is logic 1, and the received address matches the UART0 address as described in Section 22.2.

If the above conditions are satisfied, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.

The baud rate in Mode 2 is either SYSCLK / 32 or SYSCLK / 64, according to the value of the SMOD0 bit in register SSTA0.

Equation 22.3. Mode 2 Baud Rate






Figure 22.5. UART0 Modes 2 and 3 Timing Diagram









Figure 22.6. UART0 Modes 1, 2, and 3 Interconnect Diagram



22.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 uses the Mode 2 transmission protocol with the Mode 1 baud rate generation. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The baud rate is derived from Timer 1 or Timer 2, 3, or 4 overflows, as defined by Equation 22.1 and Equation 22.2. Multiprocessor communications and hardware address recognition are supported, as described in Section 22.2.



22.2. Multiprocessor Communications

C8051F120/1/2/3

C8051F124/5/6/7

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit and the built-in UART0 address recognition hardware. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0. UART0 will recognize as "valid" (i.e., capable of causing an interrupt) **two** types of addresses: (1) a *masked* address and (2) a *broadcast* address **at any given time**. Both are described below.

22.2.1. Configuration of a Masked Address

The UART0 address is configured via two SFR's: SADDR0 (Serial Address) and SADEN0 (Serial Address Enable). SADEN0 sets the bit mask for the address held in SADDR0: bits set to logic 1 in SADEN0 correspond to bits in SADDR0 that are checked against the received address byte; bits set to logic 0 in SADEN0 correspond to "don't care" bits in SADDR0.

Example 1, SLAVE #1	Example 2, SLAVE #2	Example 3, SLAVE #3		
SADDR0 = 00110101	SADDR0 = 00110101	SADDR0 = 00110101		
SADEN0 = 00001111	SADEN0 $= 11110011$	SADEN0 = 11000000		
UART0 Address = xxxx0101	UART0 Address = 0011xx01	UART0 Address $= 00xxxxxx$		

Setting the SM20 bit (SCON0.5) configures UART0 such that when a stop bit is received, UART0 will generate an interrupt only if the ninth bit is logic 1 (RB80 = '1') and the received data byte matches the UART0 slave address. Following the received address interrupt, the slave will clear its SM20 bit to enable interrupts on the reception of the following data byte(s). Once the entire message is received, the addressed slave resets its SM20 bit to ignore all transmissions until it receives the next address byte. While SM20 is logic 1, UART0 ignores all bytes that do not match the UART0 address and include a ninth bit that is logic 1.

22.2.2. Broadcast Addressing


Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logical OR of registers SADDR0 and SADEN0, and '0's of the result are treated as "don't cares". Typically a broadcast address of 0xFF (hexadecimal) is acknowledged by all slaves, assuming "don't care" bits as '1's. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s)..


Example 4, SLAVE #1	Example 5, SLAVE #2	Example 6, SLAVE #3		
SADDR0 = 00110101	SADDR0 = 00110101	SADDR0 = 00110101		
SADEN0 = 00001111	SADEN0 = 11110011	SADEN0 = 11000000		
Broadcast Address = 00111111	Broadcast Address = 11110111	Broadcast Address = 11110101		
Where	all ZEDOES in the Broadcast address are do	n't cares		

Where all ZEROES in the Broadcast address are don't cares.

Note in the above examples 4, 5, and 6, each slave would recognize as "valid" an address of 0xFF as a broadcast address. Also note that examples 4, 5, and 6 uses the same SADDR0 and SADEN0 register values as shown in the examples 1, 2, and 3 respectively (slaves #1, 2, and 3). Thus, a master could address each slave device individually using a masked address, and also broadcast to all three slave devices. For example, if a Master were to send an address "11110101", only slave #1 would recognize the address as valid. If a master were to then send an address of "1111111", all three slave devices would recognize the address as a valid broadcast address.







22.3. Frame and Transmission Error Detection

All Modes:

The Transmit Collision bit (TXCOL0 bit in register SCON0) reads '1' if user software writes data to the SBUF0 register while a transmit is in progress. Note that the TXCOL0 bit is also used as the SM20 bit when written by user software.

Modes 1, 2, and 3:

The Receive Overrun bit (RXOVR0 in register SCON0) reads '1' if a new data byte is latched into the receive buffer before software has read the previous byte. Note that the RXOVR0 bit is also used as the SM10 bit when written by user software. The Frame Error bit (FE0 in register SCON0) reads '1' if an invalid (low) STOP bit is detected. Note that the FE0 bit is also used as the SM00 bit when written by user software.



System Clock Frequency	Divide Factor		Timer 2, 3, or 4	Resulting Baud Rate (Hz)**
(MHz)		Value*	Reload Value	
100.0	864	0xCA	0xFFCA	115200 (115741)
99.5328	864	0xCA	0xFFCA	115200
50.0	432	0xE5	0xFFE5	115200 (115741)
49.7664	432	0xE5	0xFFE5	115200
24.0	208	0xF3	0xFFF3	115200 (115384)
22.1184	192	0xF4	0xFFF4	115200
18.432	160	0xF6	0xFFF6	115200
11.0592	96	0xFA	0xFFFA	115200
3.6864	32	0xFE	0xFFFE	115200
1.8432	16	0xFF	0xFFFF	115200
100.0	3472	0x27	0xFF27	28800 (28802)
99.5328	3456	0x28	0xFF28	28800
50.0	1744	0x93	0xFF93	28800 (28670)
49.7664	1728	0x94	0xFF94	28800
24.0	832	0xCC	0xFFCC	28800 (28846)
22.1184	768	0xD0	0xFFD0	28800
18.432	640	0xD8	0xFFD8	28800
11.0592	348	0xE8	0xFFE8	28800
3.6864	128	0xF8	0xFFF8	28800
1.8432	64	0xFC	0xFFFC	28800
100.0	10416	-	0xFD75	9600 (9601)
99.5328	10368	-	0xFD78	9600
50.0	5216	-	0xFEBA	9600 (9586)
49.7664	5184	-	0xFEBC	9600
24.0	2496	0x64	0xFF64	9600 (9615)
22.1184	2304	0x70	0xFF70	9600
18.432	1920	0x88	0xFF88	9600
11.0592	1152	0xB8	0xFFB8	9600
3.6864	384	0xE8	0xFFE8	9600
1.8432	192	0xF4	0xFFF4	9600

Table 22.2. Oscillator Frequencies for Standard Baud Rates

* Assumes SMOD0=1 and T1M=1.

** Numbers in parenthesis show the actual baud rate.



Figure 22.8. SCON0: UART0 Control Register

 The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. 8it4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. 8it3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. 8it4: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. 8it1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
Bit SFR Address: 0x98 SFR Page: 0 Bits7-6: SM00-SM10: Serial Port Operation Mode: Write: When written, these bits select the Serial Port Operation Mode as follows: Image: 0 0 1 Mode 0: Synchronous Mode 0 0 1 Mode 2: 9-Bit UART, Variable Baud Rate 1 1 1 1 Mode 2: 9-Bit UART, Variable Baud Rate 1 1 Bit5: SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2: and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception enabled. Bit3: TB80: Ninth Transmisison Bit. The logic level of	SM00	SM10	SM20	REN0	TB80	RB80	TI0	RI0	00000000				
Write: When written, these bits select the Serial Port Operation Mode as follows: SN00 SM10 Mode 0: Synchronous Mode 0 1 Mode 1: 8-Bit UART, Variable Baud Rate 1 1 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 3: 9-Bit UART, Fixed Baud Rate Reading these bits returns the current UART0 mode as defined above. SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2: and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception enabled. 1: UART0 reception enabled. 1: B80: Ninth Transmission Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the ninth bit received stop bit. RB8 is not used in Mode 0. 10: Transmit Interrupt Flag. Set by Mardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at th	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	SFR Address:	Addressable 0x98				
Write: When written, these bits select the Serial Port Operation Mode as follows: SN00 SM10 Mode 0: Synchronous Mode 0 1 Mode 1: 8-Bit UART, Variable Baud Rate 1 1 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 3: 9-Bit UART, Fixed Baud Rate Reading these bits returns the current UART0 mode as defined above. SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2: and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception enabled. 1: UART0 reception enabled. 1: B80: Ninth Transmission Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the ninth bit received stop bit. RB8 is not used in Mode 0. 10: Transmit Interrupt Flag. Set by Mardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at th													
When written, these bits select the Serial Port Operation Mode as follows: SM00 SM10 Mode 0 0 Mode 0: Synchronous Mode 0 1 Mode 2: 9-Bit UART, Variable Baud Rate 1 0 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate Reading these bits returns the current UART0 mode as defined above. SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2	Bits7-6:		0: Serial Por	t Operation	Mode:								
SM00 SM10 Mode 0 0 Mode 0: Synchronous Mode 0 1 Mode 2: 9-Bit UART, Variable Baud Rate 1 0 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 2: 9-Bit UART, Variable Baud Rate 1 1 Mode 2: 9-Bit UART, Variable Baud Rate 8it5 SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RIO will only be activated if stop bit is logic level 1. Mode 2: and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RIO is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: RENO: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit4: TB80: Ninth Receive Bit. The bit is assigned the logic level of the			n thaga hita	aalaat tha G	anial Dant (Denotion N	(ada ag fall						
0 0 Mode 0: Synchronous Mode 0 1 Mode 1: 8-Bit UART, Variable Baud Rate 1 0 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 0 Mode 3: 9-Bit UART, Variable Baud Rate 1 0 Mode 3: 9-Bit UART, Variable Baud Rate 1 0 Mode 3: 9-Bit UART, Variable Baud Rate 1 0 Node 3: 9-Bit UART, Variable Baud Rate 1 0 Node 3: 9-Bit UART, Provide State 1 0 Node 3: 9-Bit UART, Provestion Mode 1 0 Note 1: Checks for valid stop bit. 0 Logic level of stop bit is ognored. 1: RI0 vis set and an interrupt is generated only when the		when white	in, these ons	select the c				l0w5.					
0 1 Mode 1: 8-Bit UART, Variable Baud Rate 1 0 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate Reading these bits returns the current UART0 mode as defined above. Bit5: SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. 0: UART0 reception disabled. 1: UART0 reception anabled. 1 1 Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the lo		SM00	SM10 N	Aode									
I 0 Mode 2: 9-Bit UART, Fixed Baud Rate 1 1 Mode 3: 9-Bit UART, Variable Baud Rate 3it5: SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RI0 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. 8it4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. 8it3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. 8it2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. 8it1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 8it0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt Flag. <		0	0	Ν	lode 0: Syn	chronous N	lode						
1 1 Mode 3: 9-Bit UART, Variable Baud Rate Reading these bits returns the current UART0 mode as defined above. Bit5: SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: The bit is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: The bit is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: The bit is assigned the logic level of the received		0	1	Mode 1:	8-Bit UAR	T, Variable	Baud Rate	;					
 Reading these bits returns the current UART0 mode as defined above. SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. 3it3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software <		1	0	Mode 2	2: 9-Bit UA	RT, Fixed I	Baud Rate						
 Bit5: SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RI0 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt Flag. 		1	1	Mode 3:	9-Bit UAR	T, Variable	Baud Rate	;					
 Bit5: SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RI0 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 													
 The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit4: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt service routine. This bit must be cleared manual by software 	D'45						fined above						
 Mode 0: No effect Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: R10 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: R10 is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit4: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 	31t5:		-					1.					
 Mode 1: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RI0 will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 				s dependen	t on the Ser	ial Port Op	eration Mo	ae.					
 0: Logic level of stop bit is ignored. RIO will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. Logic level of ninth bit is ignored. RIO is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. UART0 reception disables the UART0 receiver. UART0 reception disabled. UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: TIO: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RIO: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit software Bit0: RIO: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RIO: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as se													
 RIO will only be activated if stop bit is logic level 1. Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RIO is set and an interrupt is generated only when the ninth bit is logic 1 and the receive address matches the UARTO address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UARTO receiver. 0: UARTO reception disabled. 1: UARTO reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: TI0: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RIO: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 													
 Mode 2 and 3: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 													
 0: Logic level of ninth bit is ignored. 1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 													
 RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the receiv address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt Flag. 		*											
address matches the UART0 address or the broadcast address. Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inter			-		-	tad anly wi	on the nint	h hit is logia	1 and the receive				
 Bit4: REN0: Receive Enable. This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt Flag. 						-		-	i allu tile lecelve				
 This bit enables/disables the UART0 receiver. 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 	Bit∕!∙												
 0: UART0 reception disabled. 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: TI0: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software 	DII4.			the UART	receiver								
 1: UART0 reception enabled. Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: R10: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt Flag. 													
 Bit3: TB80: Ninth Transmission Bit. The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt service routine. This bit must be cleared manual by software 			-										
 The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not us in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt service routine. This bit causes the CPU to vector to the UART0 interrupt service by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). 	Rit3.		-										
 in Modes 0 and 1. Set or cleared by software as required. Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: T10: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). 	DILJ.				ioned to the	ninth trans	mission hit	in Modes 2 a	nd 3. It is not use				
 Bit2: RB80: Ninth Receive Bit. The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: TI0: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). 													
 The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: TI0: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). 	Rit2.				y soltware a	is required.							
 logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0. Bit1: TI0: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt by UART0 (as selected by the SM20 bit). 	5112.				f the ninth b	oit received	in Modes 2	2 and 3 In Mo	ode 1_if SM20 is				
 Bit1: TI0: Transmit Interrupt Flag. Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt for the UART0 interrupt for the SM20 bit). 													
 Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt for the UART0 interrupt is enabled. 	Bit1:												
 at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inter 													
 causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manual by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inter 													
by software Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inter													
Bit0: RI0: Receive Interrupt Flag. Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inte						r · · · · · · · · · · · · · ·							
Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inter	Bit0:	•	e Interrunt F	lag.									
When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 inter			-	-	a has been r	eceived by	UART0 (a	s selected by 1	the SM20 bit)				
		•		•		•	,	•	· · · · · ·				

C8051F120/1/2/3

C8051F124/5/6/7



Figure 22.9. SSTA0: UART0 Status and Clock Selection Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
FE0	RXOV0	TXCOL0	SMOD0	S0TCLK1	S0TCLK0	S0RCLK1	S0RCLK0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bit7:	FE0: Frame I	Frror Flag [†]						
<i>III</i> / .	This flag indi		walid (lov	v) STOP hit	is detected			
	0: Frame Erro				15 detected.			
	1: Frame Erro							
Bit6:	RXOV0: Rec	eive Overru	n Flag [†]					
			-	en latched in	nto the recei	ve buffer be	efore softwar	e has read the pr
	0: Receive ov	verrun has no	ot heen det	tected				
	1: Receive O							
Bit5:	TXCOL0: Tr							
JILJ.	This flag indi		-		the SBUE0	register wh	ile a transmis	ssion is in
	progress.	icultos user st	it wate fla		in short	iegister wil	ne a transmis	551011-15-111
	0: Transmissi	ion Collision	has not b	een detected	1.			
	1: Transmissi	on Collision	has been	detected.				
Bit4:	1: Transmissi SMOD0: UA							
Bit4:	SMOD0: UA	RT0 Baud R	ate Doubl	er Enable.	ction of the	UART0 baı	id rate logic f	for configuration
Bit4:	SMOD0: UA	RT0 Baud R les/disables t	ate Doubl he divide-	er Enable.	ction of the	UART0 baı	ud rate logic 1	for configuratior
Bit4:	SMOD0: UA This bit enabl described in t 0: UART0 ba	RTO Baud R les/disables t the UARTO s and rate divid	ate Doubl he divide- section. le-by-two	er Enable. ·by-two fun enabled.	ction of the	UART0 baı	id rate logic f	for configuratior
Bit4:	SMOD0: UA This bit enabl described in t	RTO Baud R les/disables t the UARTO s and rate divid	ate Doubl he divide- section. le-by-two	er Enable. ·by-two fun enabled.	ction of the	UART0 baı	ud rate logic f	for configuratior
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba	RT0 Baud R les/disables t the UART0 s and rate divid and rate divid	ate Doubl he divide- section. le-by-two le-by-two	er Enable. ·by-two fun- enabled. disabled.		UART0 bat	id rate logic f	for configuratior
3it4: 3its3-2:	SMOD0: UA This bit enab described in t 0: UART0 ba 1: UART0 ba UART0 Tran	RT0 Baud R les/disables t the UART0 s nud rate divid nud rate divid smit Baud R	ate Doubl he divide- section. le-by-two le-by-two ate Clock	er Enable. ·by-two fun- enabled. disabled. Selection B	its.		-	for configuratior
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran	RT0 Baud R les/disables t the UART0 s nud rate divid nud rate divid smit Baud R S0TCLK0	ate Doubl he divide- section. le-by-two le-by-two ate Clock	er Enable. ·by-two fun- enabled. disabled. Selection B	its. aud Rate C	lock Sourc	e	for configuratior
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0	RT0 Baud R les/disables t the UART0 s nud rate divid nud rate divid smit Baud R S0TCLK0 0	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 7 Tin	er Enable. -by-two fun- enabled. disabled. Selection B Fransmit Baner 1 genera	its. aud Rate C tes UART0	lock Sourc TX Baud F	e Late	for configuratior
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0	RT0 Baud R les/disables t the UART0 s nud rate divid ud rate divid smit Baud R S0TCLK0 0 1	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 1 Tin Timer 2	er Enable. -by-two fun- enabled. disabled. Selection B Transmit Baner 1 genera Overflow g	its. aud Rate C tes UART0 generates UA	lock Sourc TX Baud F ART0 TX b	e tate aud rate	for configuration
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1	RT0 Baud R les/disables t the UART0 s nud rate divid smit Baud R S0TCLK0 0 1 0	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 7 Timer 2 Timer 3	er Enable. -by-two fun- enabled. disabled. Selection B Fransmit Ba ner 1 genera Overflow g Overflow g	tits. aud Rate C tes UARTO generates U2 generates U2	lock Sourc TX Baud F ART0 TX b ART0 TX b	e tate aud rate aud rate	for configuratior
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0	RT0 Baud R les/disables t the UART0 s nud rate divid ud rate divid smit Baud R S0TCLK0 0 1	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 7 Timer 2 Timer 3	er Enable. -by-two fun- enabled. disabled. Selection B Fransmit Ba ner 1 genera Overflow g Overflow g	its. aud Rate C tes UART0 generates UA	lock Sourc TX Baud F ART0 TX b ART0 TX b	e tate aud rate aud rate	for configuration
	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1	RT0 Baud R les/disables t the UART0 s nud rate divid smit Baud R S0TCLK0 0 1 0 1	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 1 Timer 2 Timer 3 Timer 4	er Enable. -by-two fun- enabled. disabled. Selection B Transmit Baner 1 genera Overflow § Overflow §	bits. aud Rate C ites UART0 generates U2 generates U2 generates U2	lock Sourc TX Baud F ART0 TX b ART0 TX b	e tate aud rate aud rate	for configuratior
Bits3-2:	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1 1 1	RT0 Baud R les/disables t the UART0 s nud rate divid smit Baud R S0TCLK0 0 1 0 1 svive Baud Ra S0RCLK0	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 7 Timer 2 Timer 3 Timer 4 te Clock S	er Enable. -by-two fun- enabled. disabled. Selection B Fransmit B ner 1 genera Overflow <u>g</u> Overflow <u>g</u> Overflow <u>g</u> Selection Bi Receive Bau	tits. aud Rate C tes UARTO generates U generates U generates U ts ts Id Rate Clo	lock Sourc TX Baud F ART0 TX b ART0 TX b ART0 TX b	e tate aud rate aud rate aud rate	for configuration
Bits3-2:	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1 1 1 UART0 Rece	RT0 Baud R les/disables t the UART0 s nud rate divid ud rate divid smit Baud R S0TCLK0 0 1 0 1 0	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial T Timer 2 Timer 3 Timer 4 te Clock S Serial I Serial I	er Enable. -by-two fun- enabled. disabled. Selection B Transmit Ba ner 1 genera Overflow <u>g</u> Overflow <u>g</u> Overflow <u>g</u> Selection Bi Receive Bau ner 1 genera	bits. aud Rate C tes UARTO generates U/ generates U/ generates U/ ts ts id Rate Clo tes UARTO	lock Sourc TX Baud F ART0 TX b ART0 TX b ART0 TX b Cck Source RX Baud F	e Late aud rate aud rate aud rate	for configuration
Bits3-2:	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1 1 1 UART0 Rece S0RCLK1	RT0 Baud R les/disables t the UART0 s nud rate divid smit Baud R S0TCLK0 0 1 0 1 svive Baud Ra S0RCLK0	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial T Timer 2 Timer 3 Timer 4 te Clock S Serial I Serial I Tin Tin Tim	er Enable. -by-two fun- enabled. disabled. Selection B Transmit Baner 1 genera Overflow g Overflow g Selection Bi Receive Ban her 1 genera Overflow g	bits. aud Rate C ites UART0 generates U/ generates U/ generates U/ ts id Rate Clo ites UART0 generates U/	lock Sourc TX Baud F ART0 TX b ART0 TX b ART0 TX b ck Source RX Baud F ART0 RX b	e Late aud rate aud rate aud rate aud rate	for configuratior
Bits3-2:	SMOD0: UA This bit enabl described in t 0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1 1 1 UART0 Rece S0RCLK1 0	RT0 Baud R les/disables t the UART0 s nud rate divid smit Baud R S0TCLK0 0 1 1 cive Baud Ra S0RCLK0 0	ate Doubl he divide- section. le-by-two le-by-two ate Clock Serial 1 Timer 2 Timer 3 Timer 4 te Clock 5 Serial I Serial I Timer 2 Timer 3	er Enable. -by-two fun- enabled. disabled. Selection B Fransmit Ba- ner 1 genera Overflow § Overflow § Selection Bi Receive Bau- ner 1 genera Overflow § Overflow §	bits. aud Rate C tes UARTO generates U/ generates U/ generates U/ ts ts id Rate Clo tes UARTO	lock Sourc TX Baud F ART0 TX b ART0 TX b ART0 TX b ART0 TX b ART0 TX b ART0 RX b ART0 RX b	e tate aud rate aud rate aud rate aud rate aud rate aud rate	for configuration





Figure 22.10. SBUF0: UART0 Data Buffer Register








Figure 22.11. SADDR0: UART0 Slave Address Register











Notes



23. UART1

UART1 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "23.1. Enhanced Baud Rate Generation" on page 276). Received data buffering allows UART1 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART1 has two associated SFRs: Serial Control Register 1 (SCON1) and Serial Data Buffer 1 (SBUF1). The single SBUF1 location provides access to both transmit and receive registers. Reading SBUF1 accesses the buffered Receive register; writing SBUF1 accesses the Transmit register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete).




Figure 23.1. UART1 Block Diagram



23.1. Enhanced Baud Rate Generation

The UART1 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 23.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




Figure 23.2. UART1 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 287). The Timer 1 reload value should be set so that overflows will occur at two times the desired baud rate. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART1 baud rate is determined by Equation 23.1.

Equation 23.1. UART1 Baud Rate

$$UARTBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Where $T_{I_{CLK}}$ is the frequency of the clock supplied to Timer 1, and T_{IH} is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "24.1. Timer 0 and Timer 1" on page 285. A quick reference for typical baud rates and system clock frequencies is given in Table 23.1 through Table 23.5. Note that the internal oscillator or PLL may still generate the system clock when the external oscillator is driving Timer 1 (see Section "24.1. Timer 0 and Timer 1" on page 285 for more details).



23.2. Operational Modes

UART1 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S1MODE bit (SCON1.7). Typical UART connection options are shown below.




Figure 23.3. UART Interconnect Diagram

23.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX1 pin and received at the RX1 pin. On receive, the eight data bits are stored in SBUF1 and the stop bit goes into RB81 (SCON1.2).

Data transmission begins when software writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: RI1 must be logic 0, and if MCE1 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF1 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF1, the stop bit is stored in RB81 and the RI1 flag is set. If these conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set. An interrupt will occur if enabled when either TI1 or RI1 is set.




Figure 23.4. 8-Bit UART Timing Diagram

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



23.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB81 (SCON1.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB81 (SCON1.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: (1) RI1 must be logic 0, and (2) if MCE1 is logic 1, the 9th bit must be logic 1 (when MCE1 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF1, the ninth bit is stored in RB81, and the RI1 flag is set to '1'. A UART1 interrupt will occur if enabled when either TI1 or RI1 is set to '1'.




Figure 23.5. 9-Bit UART Timing Diagram





23.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE1 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB81 = 1) signifying an address byte has been received. In the UART interrupt handler, software should compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave should clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave should reset its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





C8051F120/1/2/3 C8051F124/5/6/7



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
S1MODE	-	MCE1	REN1	TB81	RB81	TI1	RI1	01000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Addres SFR Pag	
Bit7:	S1MODE: Se	erial Port 1 C	peration Mo	de.				
	This bit selec		-					
	0: Mode 0: 8-	-bit UART w	ith Variable	Baud Rate				
	1: Mode 1: 9-	bit UART w	ith Variable	Baud Rate				
Bit6:	UNUSED. R	ead = 1b. Wr	rite = don't c	are.				
Bit5:	MCE1: Multi	processor Co	ommunicatio	n Enable.				
	The function	of this bit is	dependent of	n the Serial I	Port 0 Operati	ion Mode.		
	Mode 0: Che	cks for valid	stop bit.		-			
	0: L	ogic level of	stop bit is ig	nored.				
	1: R	I1 will only	be activated	if stop bit is	logic level 1.			
	Mode 1: Mul	tiprocessor C	Communicati	ons Enable.				
	0: L	ogic level of	ninth bit is i	gnored.				
	1: R	I1 is set and	an interrupt i	is generated	only when the	e ninth bit i	s logic 1.	
Bit4:	REN1: Recei	ve Enable.						
	This bit enable	les/disables t	he UART re	ceiver.				
	0: UART1 ree							
	1: UART1 ree	ception enab	led.					
Bit3:	TB81: Ninth	Transmission	n Bit.					
	The logic leve	el of this bit	will be assig	ned to the ni	nth transmiss	ion bit in 9-	bit UART N	Aode. It is no
	used in 8-bit			ared by softw	vare as requir	ed.		
Bit2:	RB81: Ninth							
	RB81 is assig	gned the valu	e of the STC	P bit in Moo	le 0; it is assi	gned the va	lue of the 9t	h data bit in
	Mode 1.							
Bit1:	TI1: Transmi							
	Set by hardwa							
	Mode, or at the	0 0				/		-
	enabled, setti	-		J to vector to	o the UART1	interrupt se	rvice routin	e. This bit
	must be clear	•	•					
Bit0:	RI1: Receive	-	0					
	Set to '1' by]							
	pling time). V							J to vector to
	the UART1 in	nterrupt serv	ice routine. T	This bit must	be cleared m	anually by	software.	

Figure 23.7. SCON1: Serial Port 1 Control Register



Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register






Table 23.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

	Frequency: 24.5 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)	
	230400	-0.32%	106	SYSCLK	XX	1	0xCB	
-	115200	-0.32%	212	SYSCLK	XX	1	0x96	
from Osc.	57600	0.15%	426	SYSCLK	XX	1	0x2B	
	28800	-0.32%	848	SYSCLK / 4	01	0	0x96	
SYSCLK Internal	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9	
SYS Inte	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96	
\mathbf{N}	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96	
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B	

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.

Table 23.2. Timer Settings for Standard Baud Rates Using an External Oscillator

	Frequency: 25.0 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)	
	230400	-0.47%	108	SYSCLK	XX	1	0xCA	
с.	115200	0.45%	218	SYSCLK	XX	1	0x93	
from Osc.	57600	-0.01%	434	SYSCLK	XX	1	0x27	
	28800	0.45%	872	SYSCLK / 4	01	0	0x93	
CL emi	14400	-0.01%	1736	SYSCLK / 4	01	0	0x27	
SY SCLK External	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D	
S –	2400	0.45%	10464	SYSCLK / 48	10	0	0x93	
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27	
н.,	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5	
from Osc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA	
	14400	0.45%	1744	EXTCLK / 8	11	0	0x93	
SYSCLK Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D	

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.



	Frequency: 22.1184 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)	
	230400	0.00%	96	SYSCLK	XX	1	0xD0	
я.	115200	0.00%	192	SYSCLK	XX	1	0xA0	
from Osc.	57600	0.00%	384	SYSCLK	XX	1	0x40	
\sim	28800	0.00%	768	SYSCLK / 12	00	0	0xE0	
CL	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0	
SYSCLK External	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0	
\sim \sim	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0	
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40	
L	230400	0.00%	96	EXTCLK / 8	11	0	0xFA	
from Osc.	115200	0.00%	192	EXTCLK / 8	11	0	0xF4	
\mathbf{U}	57600	0.00%	384	EXTCLK / 8	11	0	0xE8	
YSCLk Internal	28800	0.00%	768	EXTCLK / 8	11	0	0xD0	
SYS Inte	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0	
v	9600	0.00%	2304	EXTCLK / 8	11	0	0x70	

Table 23.3. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.

Table 23.4	. Timer	Settings 1	for Sta	ndard Ba	ud Rates	Using the PLL
------------	---------	------------	---------	----------	----------	---------------

	Frequency: 50.0 MHz							
Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)		
230400	0.45%	218	SYSCLK	XX	1	0x93		
115200	-0.01%	434	SYSCLK	XX	1	0x27		
57600	0.45%	872	SYSCLK / 4	01	0	0x93		
28800	-0.01%	1736	SYSCLK/4	01	0	0x27		
14400	0.22%	3480	SYSCLK / 12	00	0	0x6F		
9600	-0.01%	5208	SYSCLK / 12	00	0	0x27		
2400	-0.01%	20832	SYSCLK / 48	10	0	0x27		
	X = Don't car							

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.



Table 23.5.	Timer Settings	s for Standard	Baud Rates Usir	ng the PLL
-------------	-----------------------	----------------	------------------------	------------

Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
230400	-0.01%	434	SYSCLK	XX	1	0x27
115200	0.45%	872	SYSCLK / 4	01	0	0x93
57600	-0.01%	1736	SYSCLK/4	01	0	0x27
28800	0.22%	3480	SYSCLK / 12	00	0	0x6F
14400	-0.47%	6912	SYSCLK / 48	10	0	0xB8
9600	0.45%	10464	SYSCLK / 48	10	0	0x93

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.



24. TIMERS

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADC, DAC's, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 3 offers 16-bit auto-reload and capture. Timers 2 and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a 50% duty-cycle square-wave (toggle output) at an external port pin.

Timer 0 and Timer 1 Modes:	Timer 2, 3 and 4 Modes:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Toggle Output (Timer 2 and 4 only)
Two 8-bit counter/timers (Timer 0 only)	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See Figure 24.6 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2, 3, or 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

24.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "12.7.5. Interrupt Register Descriptions" on page 149); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 12.7.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently.

24.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system

C8051F120/1/2/3 C8051F124/5/6/7

Preliminary



clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 24.6).


Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is logic-level 1. Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "12.7.5. Interrupt Register Descriptions" on page 149), facilitating pulse width measurements.


TR0	GATE0	/INT0	Counter/Timer
0	X	Х	Disabled
1	0	X	Enabled
1	1	0	Disabled
1	1	1	Enabled
V D	ant Cana		

X = Don't Care

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1.





24.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.




Figure 24.2. T0 Mode 2 Block Diagram



24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 24.3. T0 Mode 3 Block Diagram



C8051F120/1/2/3 C8051F124/5/6/7

Figure 24.4. TCON: Timer Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Addre SFR Pag	
Bit7:	TF1: Timer 1 Set by hardwa cleared when 0: No Timer 1 1: Timer 1 has	are when Tim the CPU vec overflow de	er 1 overflo tors to the T tected.				are but is a	automatically
Bit6:	TR1: Timer 1 0: Timer 1 dis 1: Timer 1 ena	Run Control abled.						
Bit5:	TF0: Timer 0 Set by hardwa cleared when 0: No Timer 0 1: Timer 0 has	are when Tim the CPU vec) overflow de	er 0 overflo tors to the T tected.				are but is a	automatically
Bit4:	TR0: Timer 0 dis 0: Timer 0 dis 1: Timer 0 ena	Run Control abled.						
Bit3:	IE1: External This flag is se by software b routine if IT1	Interrupt 1. t by hardwar ut is automat	ically cleare	ed when the O	CPU vectors			
Bit2:	IT1: Interrupt This bit select 0: /INT1 is let 1: /INT1 is ed	1 Type Selects ts whether the vel triggered,	et. e configured active-low.	l/INT1 inter	-	falling-edge	sensitive of	r active-low.
Bit1:	IE0: External This flag is se by software b routine if IT0	Interrupt 0. t by hardwar ut is automat	e when an e ically cleare	dge/level of ed when the (CPU vectors			
Bit0:	IT0: Interrupt This bit select 0: /INT0 is le 1: /INT0 is ed	0 Type Selects s whether the vel triggered,	et. e configured active logic	l /INT0 inter c-low.	-	falling-edge :	sensitive o	r active-low.

C8051F120/1/2/3

C8051F124/5/6/7



Figure 24.5. TMOD: Timer Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
							SFR Address SFR Page			
Bit7:	GATE1: Tir	mer 1 Gate	Control.							
			en TR1 = 1 irres	-	-	evel.				
			y when $TR1 = 1$	AND /INT1	= logic 1.					
Bit6:	C/T1: Cour									
			ner 1 incremente	•		· · · · · · · · · · · · · · · · · · ·	/			
			imer 1 increme	nted by high-	to-low trans	itions on ex	ternal input p	oin (T1).		
Bits5-4:	T1M1-T1M	10: Timer 1	Mode Select.							
	These bits s	elect the Ti	mer 1 operatior	n mode.						
	T1M1		Mode							
	0									
	0 1 Mode 1: 16-bit counter/timer									
	1 0 Mode 2: 8-bit counter/timer with auto-reload									
	1	1	Mod	e 3: Timer 1 i	nactive					
Bit3:	GATE0: Tir	mar () Gata	Control							
DIIJ.						.1				
	0.11110100			meetive of /I	NTO logic le					
				spective of /I		evel.				
Bit2.	1: Timer 0 e	enabled onl	y when $TR0 = 1$			evel.				
Bit2:	1: Timer 0 c C/T0: Cour	enabled onl ter/Timer S	y when $TR0 = 1$ select.	AND /INT0	= logic 1.		CON 3)			
Bit2:	1: Timer 0 o C/T0: Cour 0: Timer Fu	enabled onl iter/Timer S inction: Tin	y when $TR0 = 1$ belect. her 0 incremented	AND /INT0	= logic 1.	OM bit (CK		in (T0)		
	1: Timer 0 c C/T0: Cour 0: Timer Fu 1: Counter	enabled onl ater/Timer S anction: Tin Function: T	y when $TR0 = 1$ belect. her 0 incremente imer 0 incremente	AND /INT0	= logic 1.	OM bit (CK		in (T0).		
Bit2: Bits1-0:	1: Timer 0 o C/T0: Cour 0: Timer Fu 1: Counter T0M1-T0M	enabled onl tter/Timer S inction: Tin Function: T I0: Timer 0	y when TR0 = 1 belect. her 0 incremented imer 0 incremented Mode Select.	d AND /INT0 ed by clock do nted by high-	= logic 1.	OM bit (CK		in (T0).		
	1: Timer 0 o C/T0: Cour 0: Timer Fu 1: Counter T0M1-T0M	enabled onl tter/Timer S inction: Tin Function: T I0: Timer 0	y when $TR0 = 1$ belect. her 0 incremente imer 0 incremente	d AND /INT0 ed by clock do nted by high-	= logic 1.	OM bit (CK		vin (T0).		
	1: Timer 0 o C/T0: Cour 0: Timer Fu 1: Counter T0M1-T0M	enabled onl tter/Timer S inction: Tin Function: T I0: Timer 0	y when TR0 = 1 belect. her 0 incremented imer 0 incremented Mode Select.	d AND /INT0 ed by clock do nted by high-	= logic 1.	OM bit (CK		in (T0).		
	1: Timer 0 of C/T0: Cour 0: Timer Fu 1: Counter 1 T0M1-T0M These bits s	enabled onl ater/Timer S unction: Tin Function: T I0: Timer 0 select the Ti	y when TR0 = 1 belect. her 0 incrementation imer 0 increment Mode Select. mer 0 operation Mode	d AND /INT0 ed by clock do nted by high-	= logic 1. efined by T(co-low trans	OM bit (CK		vin (T0).		
	1: Timer 0 of C/T0: Court 0: Timer Fu 1: Counter T T0M1-T0M These bits s	enabled onl ater/Timer S anction: Tin Function: T IO: Timer O select the Ti TOMO	y when TR0 = 1 belect. iner 0 increment imer 0 increment Mode Select. mer 0 operation Mode	AND /INT0 ed by clock dented by high- n mode.	= logic 1. efined by T(co-low trans	OM bit (CK		vin (T0).		
	1: Timer 0 of C/T0: Court 0: Timer Fu 1: Counter T T0M1-T0M These bits s T0M1 0	enabled onl iter/Timer S inction: Tim Function: T I0: Timer 0 select the Ti T0M0 0	y when TR0 = 1 belect. iner 0 increment imer 0 increment Mode Select. mer 0 operation Mode	a AND /INT0 ed by clock do nted by high- n mode. 0: 13-bit cour 1: 16-bit cour	= logic 1. efined by T(to-low trans	OM bit (CK0 itions on ex		oin (T0).		



Figure 24.6. CKCON: Clock Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	T1M	T0M	-	SCA1	SCA0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Page	
Bits7-5:	UNUSED.	Read = $000b$,	Write = don'	t care.				
Bit4:		r 1 Clock Sele						
			rce supplied to				is set to lo	gic 1.
			defined by the	ne prescale bi	ts, SCA1-SO	CA0.		
		uses the system						
Bit3:		r 0 Clock Sele						
			source suppli		-			to logic 1.
			the clock defi		rescale bits,	SCA1-SCA0		
D: 0			the system clo					
Bit2:			rite = don't ca	are.				
Bits1-0:		0: Timer 0/1			to Timon ()	and/an Tima	n 1 if config	unad to use
	prescaled cl		vision of the c	lock supplied	i to Timer 0	and/or Time	r i ii coniig	ured to use
	presealed ci	lock inputs.						
	SCA1	SCA0 P	rescaled Cloc	ek				
	0	0	System clo	ock divided b	y 12			
	0	1	System clo	ock divided b	oy 4			
	1	0	System clo	ock divided b	y 48			
	1	1	External clo	ock divided b	y 8†			
† Note: E	xternal clock	divided by 8	is synchroniz	ed with the s	ystem clock.			

C8051F120/1/2/3

C8051F124/5/6/7



Figure 24.7. TL0: Timer 0 Low Byte




Figure 24.8. TL1: Timer 1 Low Byte




Figure 24.9. TH0: Timer 0 High Byte





Figure 24.10. TH1: Timer 1 High Byte





24.2. Timer 2, Timer 3, and Timer 4

Timers 2, 3, and 4 are 16-bit counter/timers, each formed by two 8-bit SFR's: TMRnL (low byte) and TMRnH (high byte) where n = 2, 3, and 4 for timers 2, 3, and 4 respectively. Timers 2 and 4 feature auto-reload, capture, and toggle output modes with the ability to count up or down. Timer 3 features auto-reload and capture modes, with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer 2, 3, and 4 Control registers (TMRnCN). Toggle output mode is selected using the Timer 2 or 4 Configuration registers (TMRnCF). These timers may also be used to generate a square-wave at an external pin. As with Timers 0 and 1, Timers 2, 3, and 4 can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the system clock or transitions on an external pin as the input for the timer). When C/Tn is set to 1, the timer is configured as a counter (i.e., high-to-low transitions at the Tn input pin increment (or decrement) the counter/timer register. Timer 3 and Timer 2 share the T2 input pin. Refer to Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217 for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin. Timer 2 and 3 can be used to generate for UART 1, and Timers 2, 3, and 4 can schedule DAC outputs. Only Timer 1 can be used to generate baud rates for UART 1, and Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0.

Timer 2, 3, and 4 can use either SYSCLK, SYSCLK divided by 2, SYSCLK divided by 12, an external clock divided by 8, or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/Tn bit (TnCON.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see Figure 24.14). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/ timer register (i.e., configured as a counter).

24.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's Decrement Enable Bit (DCEN) in the Timer Configuration Register (See Figure 24.14) is set to '1', the timer can then count *up* or *down*. When DCEN = 1, the direction of the timer's count is controlled by the TnEX pin's logic level (Timer 3 shares the T2EX pin with Timer 2). When TnEX = 1, the counter/timer will count up; when TnEX = 0, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCEN = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCEN = 1.



24.2.2. Capture Mode

In Capture Mode, Timer 2, 3, and 4 will operate as a 16-bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to '1', a high-to-low transition on the TnEX input pin (Timer 3 shares the T2EX pin with Timer 2) causes the 16-bit value in the associated timer (THn, TLn) to be loaded into the capture registers (RCAPnH, RCAPnL). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to '1' and an interrupt will occur if the interrupt is enabled. See Section "12.7. Interrupt Handler" on page 146 for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to '1' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to '1'. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0x0000 to 0xFFFF. Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to '1', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer 2, 3, and 4 Run Control bit TRn (TnCON.2) to logic 1. The Timer 2, 3, and 4 respective External Enable EXENn (TnCON.3) must also be set to logic 1 to enable captures. If EXENn is cleared, transitions on TnEX will be ignored.




Figure 24.11. T2, 3, and 4 Capture Mode Block Diagram



24.2.3. Auto-Reload Mode

In Auto-Reload Mode, the counter/timer can be configured to count up or down and cause an interrupt/flag to occur upon an overflow/underflow event. When counting up, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) upon overflow/underflow, and the values in the Reload/Capture Registers (RCAPnH and RCAPnL) are loaded into the timer and the timer is restarted. When the Timer External Enable Bit (EXENn) bit is set to '1' and the Decrement Enable Bit (DCEN) is '0', a falling edge ('1'-to-'0' transition) on the TnEX pin will cause a timer reload. Note that timer overflows will also cause auto-reloads. When DCEN is set to '1', the state of the TnEX pin controls whether the counter/timer counts *up* (increments) or *down* (decrements), and will not cause an auto-reload or interrupt event (Timer 3 shares the T2EX pin with Timer 2). See Section 24.2.1 for information concerning configuration of a timer to count down.

When counting down, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) when the value in the TMRnH and TMRnL registers matches the 16-bit value in the Reload/Capture Registers (RCAPnH and RCAPnL). This is considered an underflow event, and will cause the timer to load the value 0xFFFF. The timer is automatically restarted when an underflow occurs.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RLn bit. Setting TRn to logic 1 enables and starts the timer.

In Auto-Reload Mode, the External Flag (EXFn) toggles upon every overflow or underflow and does not cause an interrupt. The EXFn flag can be used as the most significant bit (MSB) of a 17-bit counter.




Figure 24.12. T2, 3, and 4 Auto-reload Mode Block Diagram

24.2.4. Toggle Output Mode (Timer 2 and Timer 4 Only)

Timers 2 and 4 have the capability to toggle the state of their respective output port pins (T2 or T4) to produce a 50% duty cycle waveform output. The port pin state will change upon the overflow or underflow of the respective timer (depending on whether the timer is counting up or down). The toggle frequency is determined by the clock source of

Preliminary



the timer and the values loaded into RCAPnH and RCAPnL. When counting DOWN, the auto-reload value for the timer is 0xFFFF, and underflow will occur when the value in the timer matches the value stored in RCAPnH:RCAPnL. When counting UP, the auto-reload value for the timer is RCAPnH:RCAPnL, and overflow will occur when the value in the timer transitions from 0xFFFF to the reload value.

To output a square wave, the timer is placed in reload mode (the Capture/Reload Select Bit in TMRnCN and the Timer/Counter Select Bit in TMRnCN are cleared to '0'). The timer output is enabled by setting the Timer Output Enable Bit in TMRnCF to '1'. The timer should be configured via the timer clock source and reload/underflow values such that the timer overflow/underflows at 1/2 the desired output frequency. The port pin assigned by the crossbar as the timer's output pin should be configured as a digital output (see Section "19. PORT INPUT/OUTPUT" on page 215). Setting the timer's Run Bit (TRn) to '1' will start the toggle of the pin. A Read/Write of the Timer's Toggle Output State Bit (TMRnCF.2) is used to read the state of the toggle output, or to force a value of the output. This is useful when it is desired to start the toggle of a pin in a known state, or to force the pin into a desired state when the toggle mode is halted.

Equation 24.1. Square Wave Frequency (Timer 2 and Timer 4 Only)

If timer is configured to count up:

$$F_{sq} = \frac{F_{TCLK}}{2 \times (65536 - RCAPn)}$$

If timer is configured to count down:

$$F_{sq} = \frac{F_{TCLK}}{2 \times (1 + RCAPn)}$$



Figure 24.13. TMRnCN: Timer 2, 3, and 4 Control Registers

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TFn	EXFn	-	-	EXENn	TRn	C/Tn	CP/RLn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
SFR Addre	ess: TMR2CN:0xC8	3;TMR3CN:0x	C8;TMR4CN:(0xC8				
SFR Pa	ge: TMR2CN: page	e 0;TMR3CN: j	page 1;TMR40	CN: page 2				
Bit7:	TFn: Timer 2,	3, and 4 Ov	verflow/Und	erflow Flag.				
	Set by hardwa				om 0xFFFF	to 0x0000,	underflows fr	om the valu
	placed in RCA	APnH:RCAI	PnL to 0xFF	FF (in Auto-r	eload Mode), or underfl	ows from 0x	0000 to
	0xFFFF (in Ca	apture Mode	e). When the	e Timer interru	ipt is enable	ed, setting th	is bit causes	the CPU to
	vector to the T	Timer interru	pt service r	outine. This b	it is not auto	omatically c	leared by har	dware and
	must be cleare	d by softwa	re.					
Bit6:	EXFn: Timer	2, 3, or 4 Ex	ternal Flag.					
	Set by hardwa	re when eitl	ner a capture	e or reload is c	aused by a	high-to-low	transition on	the TnEX
	input pin and							
	to vector to th	e Timer Inte	errupt servic	e routine. This	s bit is not a	utomatically	y cleared by h	ardware an
	must be cleare	ed by softwa	re.					
Bit5-4:	Reserved.							
Bit3:	EXENn: Time							
	Enables high-							
	timer/counter	· •	,					-
	down when in				nEX should	be configu	red as a digita	ıl input.
	0: Transitions							,
	1: Transitions		X pin cause	capture, reloa	d, or contro	I the direction	on of timer co	ount (up or
	down) as follo		m		DOU		T	
	Capture Mode		Transition o	n ThEX pin c	auses RCAI	PnH:RCAPr	iL to capture	timer value
	Auto-Reload		,0,1,		1.0			
				ion causes relo				
a;+a.				l controls dire	cuon of um	er (up or do	wn).	
Bit2:	TRn: Timer 2, This bit enable			Timor				
	0: Timer disab		ne respectiv	e Tillei.				
	1: Timer enab		ing/countin	a				
Bit1:	C/Tn: Counter			g.				
JIL1.	0: Timer Func			l by clock def	ined by TnN	//1·TnM0 (1	[MRnCF 4·T]	MRnCF 3)
	1: Counter Fu			-	-			
Bit0:	CP/RLn: Capt			ieu oy ingir to	iow transit		inai inpat pin	•
21001	This bit select			ctions in capt	ure or auto-	reload mode		
	0: Timer is in		d Mode.	enons in eap				
		Auto-Reloa		••••••••••••••••••••••••••••••••••••••				
	0: Timer is in 1: Timer is in	Auto-Reloa						

C8051F120/1/2/3

C8051F124/5/6/7



Figure 24.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers

			R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	TnM1	TnM0	TOGn	TnOE	DCEN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
SFR Add	ess: TMR2CF:0xC9	;TMR3CF:0x0	C9;TMR4CF:0x	С9				
SFR I	Page TMR2CF: page	e 0;TMR3CF: p	age 1;TMR4CF	: Page 2				
	D 1							
Bit7-5:	Reserved.	MO. Timer		Calast Dita				
Bit4-3:	TnM1 and Tn					ha Caratana C		
	Bits used to see SYSCLK divi							
	00: SYSCLK	•	12, of the ex	ternar clock	uivided by 8	. Clock source	te is selected	as follows
	01: SYSCLK							
	10: EXTERN		/8 (Synchror	nized to the S	System Clock			
	11: SYSCLK/			lized to the c	system clock	()		
Bit2:	TOGn: Toggle		e hit					
5112.	When timer is			this bit can	be used to r	ead the state	of the outpu	it or can be
	written to in o							ii, or cu ir or
Bit1:	TnOE: Timer			ine output ()•	
	This bit enabl			0% duty cyc	le output to t	the timer's as	signed exter	rnal port pi
	<u>NOTE</u> : A time						8	··· r ·· r
	CP/RLn = 0	50	5 1	1	5			
	C/Tn = 1							
	TnOE = 1							
	Load RCAPn	H:RCAPnL	See "Square	Wave Frequ	ency (Timer	2 and Timer	4 Only)" or	1 page 296.
	Configure Por	rt Pin to out	out squarewa	we (See <mark>Sect</mark>	ion "19. PO	RT INPUT/	OUTPUT"	on page 21
	0: Output of t	oggle mode	not available	at Timers's	assigned por	t pin.		
	1: Output of to	oggle mode	available at 7	Fimers's assi	gned port pir	1.		
Bit0:	DCEN: Decre	ement Enable	e Bit.					
	This bit enabl					the state of	TnEX.	
	0: Timer will		0					
	1: Timer will				tate of TnEX	as follows:		
		,	timer counts					
	if Tn	EX = 1, the	timer counts	UP.				
Natas Th			•• T1 ••• J T	TEV				
Note: 11	mer 3 and Time	er 2 snare ti	ie 12 and T.	ZEX pins.				



Figure 24.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addres	s: RCAP2L: 0xCA	x; RCAP3L: 0x	CA; RCAP4L:	0xCA				
SFR Pag	e: RCAP2L: page	0; RCAP3L: p	age 1; RCAP4L:	: page 2				
C	1.0	, I	C /	1 0				
Bits 7-0:	RCAP2, 3, and	d 4L: Timer	2. 3. and 4 C	Capture Regis	ster Low Byt	e.		
	The RCAP2, 3			1 0	•		hen Timer 2	3 and 4 is
				•				
	continurad in							
	configured in low byte of the	-		101 2, 5, and	+ is configur	cu ili auto-ic	load mode,	it notes the

Figure 24.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte




Figure 24.17. TMRnL: Timer 2, 3, and 4 Low Byte


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addre	ss: TMR2L: 0xCC;	TMR3L: 0xC	C; TMR4L: 0xC	CC				
SFR Pag	ge: TMR2L: page (• TMR 3L · pag	e 1. TMR4L · na	nge 2				
511114	Set Third Di page o	, 1111021 pag	50 1, 11111121 pt	.50 -				
Bits 7-0:	TL2, 3, and 4:	Timer 2 3	and A Low F	Bute				
JIIS /-0.				•	1 1 1 1 1 1		1.4	
	The 11 2 3 91	nd 4 reauste	r contains the	how byte of	the 16_hit Ti	mer 2 3 and	14	

C8051F120/1/2/3

C8051F124/5/6/7




Figure 24.18. TMRnH Timer 2, 3, and 4 High Byte





25. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16-bit counter/timer and six 16-bit capture/ compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in Section 25.2). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 25.1.







25.1. PCA Counter/Timer


The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 25.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

		1401	23.1. I CAT I micbase input Options
CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8 [†]

† Note: External clock divided by 8 is synchronized with the system clock.

Figure 25.2. PCA Counter/Timer Block Diagram





25.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.


Table 25.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA0 capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 25.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
X	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	0	1	1	Х	Frequency Output
0	1	0	0	0	0	1	0	8-Bit Pulse Width Modulator
1	1	0	0	0	0	1	0	16-Bit Pulse Width Modulator

 Table 25.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care





© 2003 Cygnal Integrated Products, Inc. DS008-1.1-JUN03


Preliminary



25.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCA0 to capture the value of the PCA0 counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

Figure 25.4. PCA Capture Mode Diagram




Note: The signal at CEXn must be high or low for at least 2 system clock cycles in order to be valid.



25.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.







Preliminary



25.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.







25.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 25.1.

Equation 25.1. Square Wave Frequency Output

 $F_{sqr} = \frac{F_{PCA}}{2 \times PCA0CPHn}$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA0 counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 25.7. PCA Frequency Output Mode

Preliminary



25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 25.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

Equation 25.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$




Figure 25.8. PCA 8-Bit PWM Mode Diagram



25.2.6. 16-Bit Pulse Width Modulator Mode

Each PCA0 module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA0 clocks for the low time of the PWM signal. When the PCA0 counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA0 CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, CCFn should also be set to logic 1 to enable match interrupts. The duty cycle for 16-Bit PWM Mode is given by

Equation 25.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$




Figure 25.9. PCA 16-Bit PWM Mode



25.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_			
							SFR Address SFR Page				
Bit7:	CF: PCA Cou	unter/Timer (Overflow Fla	ıg.							
	Set by hardw										
	Counter/Time										
	interrupt serv	ice routine.	This bit is no	t automatica	lly cleared by	y hardware a	and must be	cleared by			
	software.		D G								
Bit6:	CR: PCA0 C										
	This bit enabl 0: PCA0 Cou			unter/11mer.							
	0. PCA0 Cou 1: PCA0 Cou										
Bit5:	CCF5: PCA0			nare Flag							
511.5.	This bit is set				e occurs. Wh	en the CCF	interrupt is e	enabled, set			
	ting this bit c										
	cally cleared										
Bit4:	CCF4: PCA0 Module 4 Capture/Compare Flag. This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, set-										
		•		-			-				
	ting this bit c				-	ce routine. T	This bit is no	t automati-			
	cally cleared	•		•	oftware.						
Bit3:	CCF3: PCA0				33.71	4 005	• , ,•	11 1 4			
	This bit is set										
	ting this bit cally cleared				-	ce routine.	i nis dit is no	t automati-			
Bit2:	CCF2: PCA0	•		•	onware.						
5112.	This bit is set				e occurs. Wh	en the CCF	interrupt is e	enabled, set			
	ting this bit c	•		-			-				
	cally cleared										
Bit1:	CCF1: PCA0	•		•							
	This bit is set	by hardware	e when a mat	tch or captur	e occurs. Wh	en the CCF	interrupt is e	enabled, set			
	ting this bit c				-	ce routine. T	This bit is no	t automati-			
	cally cleared	•		•	oftware.						
Bit0:	CCF0: PCA0										
	This bit is set	•		-			-				
	ting this bit c	auses the CP	U to vector t	to the CCF in	terrupt servi	ce routine.	i his bit is no	t automati-			
		by hardware	1 1					i automati-			

Figure 25.10. PCA0CN: PCA Control Register



Figure 25.11. PCA0MD: PCA0 Mode Register

R/W	R/W	R/W	R/	W R/W	R/W	R/W	R/W	Reset Value				
CIDL	-	-	-	CPS2	CPS1	CPS0	ECF	00000000				
Bit7	Bit6	Bit5	Bi	A Bit3	Bit2	Bit1	Bit0					
							SFR Addres SFR Pag					
Bit7:	CIDL: PCA	A0 Counter/	Timer Idle	Control.								
	Specifies P	CA0 behav	ior when (CPU is in Idle Mo	de.							
				ormally while the		oller is in Id	le Mode.					
	1: PCA0 op	peration is s	suspended	while the system	controller is	in Idle Mode	•					
Bits6-4:		Read $= 000$	· ·									
Bits3-1:	CPS2-CPS	0: PCA0 Co	ounter/Tim	er Pulse Select.								
	These bits select the timebase source for the PCA0 counter											
	CPS2	CPS1	CPS0	Timebase								
	0	0	0	System clock divided by 12								
	0	0	1	System clock divided by 4								
	0	1	0	Timer 0 overflow								
	0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)								
	1	0	0	System clock								
	1	0	1	External clock d	ivided by 8 (synchronized	l with system	n clock)				
	1	1	0	Reserved		-						
	1	1	1	Reserved								
Bit0:	This bit set 0: Disable	s the maski the CF inter	ng of the I rrupt.	low Interrupt Ena CA0 Counter/Tir · Overflow interru	ner Overflow		-	set.				



Figure 25.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16n	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
SFR Address	s: PCA0CPM0: 02	xDA, PCA0CP	M1: 0xDB, PCA	AOCPM2: 0xDC	, PCA0CPM3:	0xDD, PCA0CI	PM4: 0xDE, PC	CA0CPM5: 0xD
SFR Page	e: PCA0CPM0: pa	age 0, PCA0CP	PM1: page 0, PC	A0CPM2: page	0, PCA0CPM3	: 0, PCA0CPM	4: page 0, PCA	0CPM5: page 0
	PWM16n: 16							
	This bit selec		de when Puls	se Width Mo	dulation mod	de is enabled	(PWMn = 1)	.).
	0: 8-bit PWM							
	1: 16-bit PWI							
	ECOMn: Cor				DCAO	1 1		
	This bit enabl	les/disables 1	the comparat	or function f	or PCA0 mo	dule n.		
	0: Disabled.							
	1: Enabled.	Desitive	Eurotian En	ahla				
	CAPPn: Capt This bit enabl				for DC A 0 m	adula n		
	0: Disabled.	ies/uisables i	uie positive e	uge capture	IOI I CAU III	odule II.		
	1: Enabled.							
	CAPNn: Cap	ture Negativ	e Function F	nable				
	This bit enabl	-			for PCA0 m	odule n		
	0: Disabled.		the negative (euge eupture		iodule II.		
	1: Enabled.							
	MATn: Matcl	h Function E	Enable.					
	This bit enabl			nction for PC	CA0 module	n. When ena	bled, matche	es of the
	PCA0 counte							
	be set to logic		1	1	e e			C
	0: Disabled.							
	1: Enabled.							
Bit2:	TOGn: Toggl	e Function E	Enable.					
	This bit enabl	les/disables t	the toggle fur	nction for PC	CA0 module	n. When ena	bled, matche	es of the
	PCA0 counte	r with a mod	lule's capture	compare re	gister cause t	he logic leve	l on the CE2	Xn pin to tog
	gle. If the PW	/Mn bit is al	so set to logi	c 1, the mod	ule operates	in Frequency	V Output Mo	de.
	0: Disabled.							
	1: Enabled.							
	PWMn: Pulse							
	This bit enabl							
	lated signal is	-	-					
	if PWM16n l	ogic 1. If the	e TOGn bit is	also set, the	module ope	rates in Freq	uency Outpu	it Mode.
	0: Disabled.							
	1: Enabled.			(F 11				
	ECCFn: Capt	-	-	-		•		
	This bit sets t	-	-	re/Compare	Flag (CCFn)	interrupt.		
	0: Disable CC 1: Enable a C			armint radia	t when CCE	n is sot		
	1. Ellable a C	apture/Com	pare riag inte	en upt reques	st when UUF	11 IS SEL.		



Figure 25.13. PCA0L: PCA0 Counter/Timer Low Byte





Figure 25.14. PCA0H: PCA0 Counter/Timer High Byte



C8051F120/1/2/3

C8051F124/5/6/7



Figure 25.15. PCA0CPLn: PCA0 Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
SFR Addres	s: PCA0CPL0: 0x	KFB, PCA0CPL	1: 0xFD, PCA0	CPL2: 0xE9, P0	CA0CPL3: 0xEl	B, PCA0CPL4:	0xED, PCA00	CPL5: 0xE1
SFR Page	PCA0CPL0: pa	ige 0, PCA0CPI	L1: page 0, PCA	OCPL2: page 0,	PCA0CPL3: pa	age 0, PCA0CPI	L4: page 0, PC	A0CPL5: page 0
\								
Bits7-0:	PCA0CPLn: 1 The PCA0CP	-		•	of the 16-bit	capture mod	lule n.	

Figure 25.16. PCA0CPHn: PCA0 Capture Module High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addre	ss: PCA0CPH0: 0	xFC, PCA0CPH	H1: 0xFD, PCA	OCPH2: 0xEA,	PCA0CPH3: 0	xEC, PCA0CPI	H4: 0xEE, PCA	0CPH5: 0xE2
SFR Pag	e: PCA0CPH0: p	age 0, PCA0CP	H1: page 0, PC	A0CPH2: page	0, PCA0CPH3	page 0, PCA0	CPH4: page 0, I	PCA0CPH5: page 0
Bits7-0:	PCA0CPHn:	-		•••				
	The PCA0CE	PHn register	holds the hig	gh byte (MS	B) of the 16-	bit capture r	nodule n.	



26. JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read/write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO.

Through the 16-bit JTAG Instruction Register (IR), any of the eight instructions shown in Figure 26.1 can be commanded. There are three DR's associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

Bit15						Bit0	Reset Value 0x0000		
IR Value	Instruction			Descriptio	n				
0x0000	EXTEST	Selects the Boundary	y Data Regis	ter for contro	ol and observ	ability of all	device pins		
0x0002	SAMPLE/	Selects the Boundary	y Data Regis	ter for obser	vability and	presetting th	e scan-path		
0X0002	PRELOAD	latches							
0x0004	IDCODE	Selects device ID Re	egister						
0xFFFF	BYPASS	Selects Bypass Data	Register						
0x0082	Flash Control	Selects FLASHCON and writes to the FL	0		the interface	logic respon	nds to reads		
0x0083	Flash Data	Selects FLASHDAT	Register for	r reads and w	rites to the F	Flash memor	у		
0x0084	Flash Address	Selects FLASHADR erase operations	Selects FLASHADR Register which holds the address of all Flash read, write, and						
0x0085	Flash Scale	Selects FLASHSCL always enable	Register wh	ich controls	the Flash on	e-shot timer	and read-		

Figure 26.1. IR: JTAG Instruction Register



26.1. Boundary Scan

The DR in the Boundary Scan path is an 134-bit shift register. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

Table 26.1. Boundary Data Register Bit Definitions

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target
0	Capture	Reset Enable from MCU (C8051F121/3/5/7 devices)
	Update	Reset Enable to /RST pin (C8051F121/3/5/7 devices)
1	Capture	Reset input from /RST pin (C8051F121/3/5/7 devices)
	Update	Reset output to /RST pin (C8051F121/3/5/7 devices)
2	Capture	Reset Enable from MCU (C8051F120/2/4/6 devices)
	Update	Reset Enable to /RST pin (C8051F120/2/4/6 devices)
3	Capture	Reset input from /RST pin (C8051F120/2/4/6 devices)
	Update	Reset output to /RST pin (C8051F120/2/4/6 devices)
4	Capture	External Clock from XTAL1 pin
	Update	Not used
5	Capture	Weak pullup enable from MCU
	Update	Weak pullup enable to Port Pins
6, 8, 10, 12, 14, 16,	Capture	P0.n output enable from MCU (e.g. Bit6=P0.0, Bit8=P0.1, etc.)
18, 20	Update	P0.n output enable to pin (e.g. Bit6=P0.0oe, Bit8=P0.1oe, etc.)
7, 9, 11, 13, 15, 17,	Capture	P0.n input from pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
19, 21	Update	P0.n output to pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
22, 24, 26, 28, 30,	Capture	P1.n output enable from MCU
32, 34, 36	Update	P1.n output enable to pin
23, 25, 27, 29, 31,	Capture	P1.n input from pin
33, 35, 37	Update	P1.n output to pin
38, 40, 42, 44, 46,	Capture	P2.n output enable from MCU
48, 50, 52	Update	P2.n output enable to pin
39, 41, 43, 45, 47,	Capture	P2.n input from pin
49, 51, 53	Update	P2.n output to pin
54, 56, 58, 60, 62,	Capture	P3.n output enable from MCU
64, 66, 68	Update	P3.n output enable to pin
55, 57, 59, 61, 63,	Capture	P3.n input from pin
65, 67, 69	Update	P3.n output to pin
70, 72, 74, 76, 78,	Capture	P4.n output enable from MCU
80, 82, 84	Update	P4.n output enable to pin
71, 73, 75, 77, 79,	Capture	P4.n input from pin
81, 83, 85	Update	P4.n output to pin
86, 88, 90, 92, 94,	Capture	P5.n output enable from MCU
96, 98, 100	Update	P5.n output enable to pin
87, 89, 91, 93, 95,	Capture	P5.n input from pin
97, 99, 101	Update	P5.n output to pin
102, 104, 106, 108,	Capture	P6.n output enable from MCU
110, 112, 114, 116	Update	P6.n output enable to pin
103, 105, 107, 109,	Capture	P6.n input from pin
111, 113, 115, 117	Update	P6.n output to pin



Table 26.1. Boundary Data Register Bit Definitions

Bit	Action	Target				
	*	P7.n output enable from MCU				
126, 128, 130, 132	126, 128, 130, 132 Update P7.n output enable to pin					
119, 121, 123, 125,	*	P7.n input from pin				
127, 129, 131, 133	Update	P7.n output to pin				

26.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

26.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scanpath latches.

26.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard JTAG Bypass data register.

26.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

Figure 26.2. DEVICEID: JTAG Device ID Register

Versi	on	Part N	Jumber	Manufa	cturer ID	1	Reset Value 0xn0003243
Bit31	Bit28	Bit27	Bit12	Bit11	Bit1	Bit0	
Version = 000	ЮЪ						
Part Number	= 0000 000	0 0000 0111	b (C8051F12	20/1/2/3/4/5/6/7)			
Manufacturer	ID = 0010	0100 001b (Cygnal Integ	grated Products)			





26.2. **Flash Programming Commands**

C8051F120/1/2/3

C8051F124/5/6/7

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation
0x	Poll
10	Read
11	Write

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/ out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be leftjustified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is busy.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed ate bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the results from a byte-read requires 9 bit shifts (Busy + 8 bits).



Figure 26.3. FLASHCON: JTAG Flash Control Register

								Reset Value
SFLE	WRMD2	WRMD1	WRMD0	RDMD3	RDMD2	RDMD1	RDMD0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
This regist Register.	ter determines	how the Flas	h interface lo	ogic will resp	oond to reads	s and writes t	to the FLASI	HDAT
Bit7:	SFLE: Scratch When this bit sectors. When be attempted Scratchpad ar 0: FLASH act	is set, FLAS SFLE is set (with the exc eas). Reads/ cess directed	6H reads and to logic 1, F ception of ad Writes out of to the 128k	l writes are d LASH acces dress 0x400, f this range w byte Program	lirected to the ses out of the which can b vill yield und n/Data FLAS	e address ran e used to sin efined result SH sector.	ge 0x00-0xF nultaneously	F should not
Bits6-4:	001: A FI FLA	Vrite Mode S ode Select Bi he following ASHDAT w ASHDAT w SHADR reg	Select Bits. ts control ho values: rrite replaces rrite initiates ister. FLASF	w the interfa the data in t a write of F IADR is incr	he FLASHD LASHDAT in remented by	oonds to writ AT register, nto the mem one when co	but is otherw ory address b	vise ignored. by the
Bits3-0:	the a FLA will (All other val RDMD3-0: R The Read Mo Register per t 0000: A FI 0001: A FI	ddress in FL SHADR is n be erased (i.e ues for WRM ead Mode So de Select Bin he following ASHDAT re ASHDAT re	ASHADR. T tot affected. 1 e. entire Flas AD2-0 are re elect Bits. ts control how values: ead provides ead initiates a	The data writ If FLASHAI h memory ex served.) w the interfa the data in th	ten must be (DR = 0x1FBI accept for Res ce logic resp he FLASHD. byte address	0xA5 for the FE - 0x1FBF erved area 0 onds to read: AT register, 1 ed by the FL	erase to occ F, the entire x1FC00 - 0x	ur. user space 1FFFF). LASHDAT ise ignored.



Figure 26.5. FLASHADR: JTAG Flash Address Register

				 	 	Reset Value
						0x00000
Bit16					Bit0	
This register after each re Bits15-0: Fla	ad or write, r	regardless of	whether the	-	s register aut	oincrements

Figure 26.4. FLASHDAT: JTAG Flash Data Register


								Reset Value
								0000000000
Bit9	1						Bit0	1
This register is used to read or write data to the Flash memory across the JTAG interface.								
Bits9-2:	DATA7-0: Flash Data Byte.							
Bit1:	FAIL: Flash Fail Bit.							
	0: Previous Flash memory operation was successful.							
	1: Previous Flash memory operation failed. Usually indicates the associated memory location							
	was locked.							
Bit0:	BUSY: Flash B	Busy Bit.						
	0: Flash interface logic is not busy.1: Flash interface logic is processing a request. Reads or writes while BUSY = 1 will not							
	initiate another	operation						



26.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Cygnal's debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watchdog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F120DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with the C8051F12x family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. The kit also includes an RS-232 to JTAG interface module referred to as the Serial Adapter. There is also a target application board with a C8051F120 installed. RS-232 and JTAG cables and wall-mount power supply are also included.





Disclaimers

Life support: These products are not designed for use in life support appliances or systems where malfunction of these products can reasonably be expected to result in personal injury. Cygnal Integrated Products customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Cygnal Integrated Products for any damages resulting from such applications.

Right to make changes: Cygnal Integrated Products reserves the right to make changes, without notice, in the products, including circuits and/or software, described or contained herein in order to improve design and/or performance. Cygnal Integrated Products assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified.

CYGNAL INTEGRATED PRODUCTS 4301 Westbank Drive Suite B-100 Austin, TX 78746 <u>www.cygnal.com</u>

CIP-51 is a trademark of Cygnal Integrated Products, Inc. MCS-51 and SMBus are trademarks of Intel Corporation. SPI is a trademark of Motorola, Inc.

I²C is a trademark of Philips Semiconductor.